Hardware Reference
In-Depth Information
solution. In the following chapters, we introduce heterogeneous multicore technolo-
gies which have been developed according to the above described policies from the
hardware and software viewpoints.
References
1. Negroponte N (1995) Being digital. Knopf, New York
2. Uchiyama K (2008) Power-efficient heterogeneous parallelism for digital convergence, digest
of technical papers of 2008 Symposium of VLSI circuits, Honolulu, USA, pp 6-9
3. Uchiyama K (2010) Power-efficient heterogeneous multicore for digital convergence,
Proceedings of 10th International Forum on Embedded MPSoC and Multicore, Gifu, Japan,
pp 339-356
4. Liu T-M, Lin T-A, Wang S-Z, Lee W-P, Hou K-C, Yang J-Y, Lee C-Y (2006) A 125uW, Fully
Scalable MPEG-2 and H.264/AVC Video Decoder for Mobile Application, Digest of Technical
Papers of 2006 IEEE International Solid-State Circuits Conference, San Francisco, USA,
pp 402-403
5. Iwata K, Mochizuki S, Shibayama T, Izuhara F, Ueda H, Hosogi K, Nakata H, Ehama M,
Kengaku T, Nakazawa T, Watanabe H (2008) A 256 mW Full-HD H.264 High-Profile CODEC
Featuring Dual Macroblock-Pipeline Architecture in 65 nm CNOS, Digest of Technical Papers
of 2008 Symposium of VLSI circuits, Honolulu, USA, pp 102-103
6. Hariyama M, Kazama H, Kameyama M (2000) VLSI Processor for Hierarchical Template
Matching and Its Application to a Ball-Catching Robot System, IEEE International Symposium
on Intelligent Signal Processing and Communication Systems (ISPACS), vol 2, pp 613-618
7. Kazama H, Hariyama M, Kameyama M (2000) Design of a VLSI processor based on an
immediate output generation scheduling for ball-trajectory prediction. J Robot Mechatron
12(5):534-540
8. Kawasaki S (1994) SH-II: a low power RISC micro for consumer applications. Hot Chips
VI:79-103
9. Narira S, Ishibashi K, Tachibana S, Norisue K, Shimazaki Y, Nishimoto J, Uchiyama K,
Nakazawa T, Hirose K, Kudoh I, Izawa R, Matsui S, Yoshioka S, Yamamoto M, Kawasaki I
(1995) A low-power single-chip microprocessor with multiple page-size MMU for nomadic
computing, 1995 Symposium on VLSI Circuits, Dig. Tech. Papers, pp 59-60
10. Hasegawa A, Kawasaki I, Yamada K, Yoshioka S, Kawasaki S, Biswas P (1995) SH3: high
code density, low power. IEEE Micro 15(6):11-19
11. Maejima H, Kainaga M, Uchiyama K (1997) Design and architecture for low-power/high-
speed RISC microprocessor: SuperH. IEICE Trans Electron E80-C(12):1593-1545
12. Arakawa F, Nishii O, Uchiyama K, Nakagawa N (1997) SH4 RISC microprocessor for multi-
media. HOT Chips IX:165-176
13. Uchiyama K (1998) Low-power, high-performance Microprocessors for Multimedia
Applications, Cool Chips I, An International Symposium on Low-Power and High-Speed
Chips, pp 83-98
14. Arakawa F, Nishii O, Uchiyama K, Nakagawa N (1998) SH4 RISC multimedia microproces-
sor. IEEE Micro 18(2):26-34
15. Nishii O, Arakawa F, Ishibashi K, Nakano S, Shimura T, Suzuki K, Tchibana M, Totsuka Y,
Tsunoda T, Uchiyama K, Yamada T, Hattori T, Maejima H, Nakagawa N, Narita S, Seki M,
Shimazaki Y, Satomura R, Takasuga T, Hasegawa A (1998) A 200 MHz 1.2 W 1.4GFLOPS
Microprocessor with Graphic Operation Unit, 1998 IEEE International Solid-State Circuits
Conference Dig. Tech. Papers, pp 288-289
16. Mizuno H, Ishibashi K, Shimura T, Hattori T, Narita S, Shiozawa K, Ikeda S, Uchiyama K
(1999) An 18-mA standby current 1.8 V 200-MHz microprocessor with self-substrate-biased
data-retention mode. IEEE J Solid-State Circuits 34(11):1492-1500
Search WWH ::
Custom Search