Hardware Reference
In-Depth Information
10. Yoshida Y, et al (2007) A 4320MIPS Four-Processor Core SMP/AMP with Individually
Managed Clock Frequency for Low Power Consumption, ISSCC Dig Tech Papers, Session 5.3
11. Shibahara S, et al (2007) SH-X3: Flexible SuperH Multi-core for High-performance and
Low-power Embedded Systems. HOT CHIPS 19, Session 4, no 1
12. Nishii O, et al (2007) Design of a 90 nm 4-CPU 4320 MIPS SoC with individually managed
frequency and 2.4 GB/s multi-master On-chip interconnect. Proc. 2007 A-SSCC:18-21
13. Takada M, et al (2007) Performance and power evaluation of SH-X3 multi-core system. Proc
2007 A-SSCC:43-46
14. Woo SC, et al (1995) The SPLASH-2 programs: Characterization and methodological consid-
erations. Proc ISCA:24-36
15. Ito M, et al (2008) An 8640 MIPS SoC with Independent Power-Off Control of 8 CPUs and
8 RAMs by An Automatic Parallelizing Compiler. ISSCC Dig Tech Papers, Session 4.5
16. Yoshida Y, et al (2008) An 8 CPU SoC with independent power-off control of CPUs and multi-
core software debug function. COOL Chips XI Proceedings, Session IX, no. 1
17. Hoang HT, et al (2008) Design and performance evaluation of an 8-processor 8,640 MIPS SoC
with overhead reduction of interrupt handling in a multi-core system. Proc 2008 A-SSCC,
18. Yuyama Y, et al (2010) A 45 nm 37.3GOPS/W heterogeneous multi-core SoC. ISSCC Dig
Tech Papers:100-101, Feb. 2010
19. Nito T, et al (2010) A 45 nm heterogeneous multi-core SoC supporting an over 32-bits physical
address space for digital appliance. COOL Chips XIII Proceedings, Session XI, no. 1
20. Arakawa F (2011) Low power multicore for embedded systems. COMS Emerg Technol 2011,
Session 5B, no. 1
21. Ito M, et al (2007) Heterogeneous multiprocessor on a chip which enables 54x AAC-LC stereo
encoding. IEEE 2007 Symp VLSI Circuit:18-19
22. Shikano H, et al (2008) Heterogeneous multi-core architecture that enables 54x AAC-LC
stereo encoding. IEEE J Solid-State Circuits, 43(4):902-910
23. Kurafuji T, et al (2010) A scalable massively parallel processor for real-time image processing.
ISSCC Dig Tech Papers:334-335
24. Iwata K et al (2009) 256 mW 40 Mbps full-HD H.264 high-profile codec featuring a dual-
macroblock pipeline architecture in 65 nm CMOS. IEEE J Solid-State Circuits 44(4):
25. Iwata K et al (2010) A 342 mW mobile application processor with full-HD multi-standard
video codec and tile-based address-translation circuits. IEEE J Solid-State Circuits 45(1):
Search WWH ::

Custom Search