Hardware Reference
In-Depth Information
Table 4.7 Performance and power consumption of RP-X
Operating frequency
Performance
Power
Power ef fi ciency
SH-X4
648 MHz
36.3 GFLOPS
0.74 W
49.1 GFLOPS/W
MX-2
324 MHz
36.9 GOPS
0.81 W
45.6 GOPS/W
FE-GA
324 MHz
41.5 GOPS
1.12 W
37.1 GOPS/W
Others
324/162/81MHz
-
0.40 W
-
Total
-
114.7 GOPS
3.07 W
37.3 GOPS/W
FE-GAs are used for optical flow calculation of a VGA (640 × 480) video at 15fps
on the OS#2. These operations required 30.6 and 0.62 GOPS of the MX-2 and
FE-GA, respectively. The SH-X4 cores are used for database search using the
results of the above operations on the OS#3, as well as supporting of all the process-
ing including OS#1, OS#2, OS#3, and data transfers between the cores. The main
memories of 0.4, 0.6, 1.6, and 1.8 GB are assigned to OS#1, OS#2, OS#3, and PCI,
respectively, for a total of 4.4 GB. The details of the prototype system are described
in Chap. 6 .
Table 4.7 lists the total performance and power consumption at 1.15 V when
eight CPU cores, four FE-GAs, and two MX-2s are used at the same time. The
power efficiency of the CPU cores, FE-GAs, and MX-2s reached 42.9 GFLOPS/W,
41.5 GOPS/W, and 36.9 GOPS/W, respectively. The power consumption of the
other components was reduced to 0.40 W by clock gating of 31 out of 44 modules.
In total, if we count 1 GFLOPS as 1 GOPS, the RP-X achieved 37.3 GOPS/W at
1.15 V excluding I/O area power consumption.
References
1. Patrick P. Gelsinger (2001) Microprocessors for the new millennium challenges, opportunities,
and new frontiers. ISSCC Dig. Tech. Papers, Session 1.3
2. Arakawa F (2008) Multicore SoC for Embedded Systems. International SoC Design Conference
(ISOCC) 2008: I-180-I-183
3. Hattori T, et al (2006) A Power Management Scheme Controlling 20 Power Domains for a
Single-Chip Mobile Processor, ISSCC Dig. Tech. Papers, Session 29.5
4. Ito M, et al (2007) A 390 MHz Single-Chip Application and Dual-Mode Baseband Processor
in 90 nm Triple-Vt CMOS, ISSCC Dig. Tech. Papers, Session 15.3
5. Naruse M, et al (2008) A 65nm single-chip application and dual-mode baseband processor
with partial clock activation and IP-MMU. ISSCC Dig. Tech. Papers, Session 13.3
6. Ito M et al (2009) A 65 nm Single-Chip Application and Dual-Mode Baseband Processor with
Partial Clock Activation and IP-MMU. IEEE J Solid-State Circuits 44(1):83-89
7. Hagiwara K, et al (2008) High performance and low power SH2A-DUAL core for embedded
microcontrollers. COOL Chips XI Proceedings, Session XI, no. 2
8. Kido H, et al (2009) SoC for car navigation systems with a 53.3 GOPS image recognition
engine. HOT CHIPS 21, Session 6, no 3
9. Kamei T (2006) SH-X3: Enhanced SuperH core for low-power multi-processor systems. Fall
Microprocessor Forum 2006
 
Search WWH ::




Custom Search