Conclusions and Open Problems - The Unknown Component Problem: Theory and Applications - page 287

36. J. Drissi, G.V. Bochmann, Submodule construction for systems of I/O automata. Technical
Report #1133, DIRO, Universite' de Montreal, Canada, 1999
37. N. Een, N. S orensson, An extensible SAT-solver. in Theory Applications of Satisfiability
Testing . (Springer, Berlin, 2004), pp. 502-518
38. K. El-Fakih, S. Buffalov, N. Yevtushenko, G.V. Bochmann, Progressive solutions to a parallel
automata equation. Theor. Comput. Sci. 362 , 17-32 (2006)
39. K. El-Fakih, N. Yevtushenko, Fault propagation by equation solving. in FORTE ,eds.by
D. de Frutos-Escrig, M. N unez. volume 3235 of Lecture Notes in Computer Science .
(Springer, Berlin, 2004), pp. 185-198
40. F. Ferrandi, F. Fummi, E. Macii, M. Poncino, D. Sciuto, Symbolic optimization of interacting
controllers based on redundancy identification and removal. IEEE Trans. Comput. Aided Des.
19 (7), 760-72 (2000)
41. FIRE. A C++ Toolkit for Finite Automata and Regular Expressions. Software package,
available at www.RibbitSoft.com
42. E. Friedgut, O. Kupferman, M.Y. Vardi, B uchi complementation made tighter. Int. J. Found.
Comput. Sci. 17 (4), 851-868 (2006)
43. FSA6.2XX. Finite State Automata Utilities. Software package, available at http://odur.let.rug.
nl/ vannoord/Fsa
44. M. Fujita, Y. Matsunaga, M. Ciesielski, Multi-level logic optimization. in Logic Synthesis and
Verification , eds. by R. Brayton, S. Hassoun, T. Sasao. (Kluwer, Dordrecht, 2001), pp. 29-63
45. D. Gale, F.M. Stewart, Infinite games with perfect information. in Contributions to the Theory
of Games . (Princeton University Press, Princeton, 1953), pp. 245-266
46. M. Gao, J.-H. Jiang, Y. Jiang, Y. Li, A. Mishchenko, S. Sinha, T. Villa, R. Brayton,
Optimization of multi-valued multi-level networks. in The Proceedings of the International
Symposium on Multiple-Valued Logic , pp. 168-177, May 2002
47. X.-J. Geng, J. Hammer, Input/output control of asynchronous sequential machines. IEEE
Trans. Automat. Control 50 (12), 1956-1970 (2005)
48. P. Gohari, W.M. Wonham, On the complexity of supervisory control design in the RW
framework. IEEE Trans. Syst. Man Cybern. B-30 (5), 643-652 (2000)
49. Graphviz, Graph Visualization Software. Software package, available at http://www.graphviz.
org
50. A. Grasselli, F. Luccio, A method for minimizing the number of internal states in incompletely
specified sequential networks. IRE Trans. Electron. Comput. EC-14 (3), 350-359 (1965)
51. D. Gries, Describing an algorithm by Hopcroft. Acta Inform. 2 , 97-109 (1973)
52. MVSIS Research Group, MVSIS: Logic Synthesis and Verification. Website at http://
embedded.eecs.berkeley.edu/Respep/Research/mvsis/
53. S. Gurumurthy, O. Kupferman, F. Somenzi, M.Y. Vardi, On complementing nondeterministic
Buchi automata. In 12th Advanced Research Working Conference on Correct Hardware
Design and Verification Methods , Lecture Notes in Computer Science. (Springer, Berlin,
2003)
54. G. Hachtel, F. Somenzi, Logic Synthesis and Verification Algorithms . (Kluwer, Dordrecht,
1996)
55. E. Haghverdi, H. Ural, Submodule construction from concurrent system specifications.
Inform. Softw. Technol. 41 (8), 499-506 (1999)
56. H. Hallal, R. Negulescu, A. Petrenko, Design of divergence-free protocol converters using
supervisory control techniques. in 7th IEEE International Conference on Electronics, Circuits
and Systems, ICECS 2000 , vol. 2, pp. 705-708, Dec 2000
57. S. Hassoun, T. Villa, Optimization of synchronous circuits. in Logic Synthesis and Verifica-
tion , eds. by R. Brayton, S. Hassoun, T. Sasao. (Kluwer, Dordrecht, 2001), pp. 225-253
58. T.A. Henzinger, S.C. Krishnan, O. Kupferman, F.Y.C. Mang, Synthesis of uninitialized
systems. in ICALP , eds. by P. Widmayer, F.T. Ruiz, R.M. Bueno, M. Hennessy, S. Eidenbenz,
R. Conejo. volume 2380 of Lecture Notes in Computer Science . (Springer, Berlin, 2002),
pp. 644-656