Methods and Tools for Mapping Process Networks onto Multi-Processor Systems-On-Chip - Signal Processing Systems - page 885

53. Pham, D.C., Aipperspach, T., Boerstler, D., Bolliger, M., Chaudhry, R., Cox, D., Harvey,
P., Harvey, P.M., Hofstee, H.P., Johns, C., Kahle, J., Kameyama, A., Keaty, J., Masubuchi,
Y., Pham, M., Pille, J., Posluszny, S., Riley, M., Stasiak, D.L., Suzuoki, M., Takahashi, O.,
Warnock, J., Weitzel, S., Wendel, D., Yazawa, K.: Overview of the architecture, circuit design,
and physical implementation of a first-generation Cell processor. IEEE Journal of Solid-State
Circuits 41 (1), 179-196 (2006)
54. Pimentel, A.D.: The Artemis workbench for system-level performance evaluation of embedded
systems. Int. J. Embedded Systems 3 (3), 181-196 (2008)
55. Pimentel, A.D., Erbas, C., Polstra, S.: A systematic approach to exploring embedded system
architectures at multiple abstraction levels. IEEE Trans. on Computers 55 (2), 99-112 (2006)
56. Pimentel, A.D., Thompson, M., Polstra, S., Erbas, C.: Calibration of abstract performance
models for system system-level design space exploration. Journal of Signal Processing Systems
50 (2), 99-114 (2008)
57. Ptolemy web site: http://ptolemy.eecs.berkeley.edu
58. Rai, D., Yang, H., Bacivarov, I., Chen, J.J., Thiele, L.: Worst-case temperature analysis for real-
time systems. In: Proc. Design, Automation and Test in Europe (DATE'11). Grenoble, France
(2011)
59. RTEMS web page: http://www.rtems.com
60. Schliecker, S., Stein, S., Ernst, R.: Performance analysis of complex systems by integration of
dataflow graphs and compositional performance analysis. In: Proc. Design, Automation and
Test in Europe (DATE), pp. 273-278 (2007)
61. Schor, L., Bacivarov, I., Yang, H., Thiele, L.: Worst-case temperature guarantees for real-time
applications on multi-core systems. In: Proc. IEEE Real-Time and Embedded Technology and
Applications Symposium (RTAS). Beijing, China (2012)
62. Thiele, L., Bacivarov, I., Haid, W., Huang, K.: Mapping applications to tiled multiprocessor
embedded systems. In: Proc. Int'l Conf. on Application of Concurrency to System Design
(ACSD), pp. 29-40. Bratislava, Slovak Republic (2007)
63. Thiele, L., Chakraborty, S., Gries, M., Kunzli, S.: A framework for evaluating design
tradeoffs in packet processing architectures. In: Proc. Design Automation Conference (DAC),
pp. 880-885. New Orleans, LA, USA (2002)
64. Thiele, L., Chakraborty, S., Naedele, M.: Real-time calculus for scheduling hard real-time
systems. In: Proc. Int'l Symposium on Circuits and Systems (ISCAS), vol. 4, pp. 101-104.
Geneva, Switzerland (2000)
65. Thiele, L., Schor, L., Yang, H., Bacivarov, I.: Thermal-aware system analysis and software
synthesis for embedded multi-processors. In: Proc. Design Automation Conference (DAC),
pp. 268 - 273. ACM, San Diego, California, USA (2011)
66. Vasudevan, N., Edwards, S.A.: Celling SHIM: Compiling deterministic concurrency to
a heterogeneous multicore. In: Proc. ACM Symposium on Applied Computing (SAC),
pp. 1626-1631. Honolulu, HI, USA (2009)
67. Verdoolaege, S., Nikolov, H., Stefanov, T.: pn: A tool for improved derivation of process
networks. EURASIP Journal on Embedded Systems 2007 (2007)
68. Wallace, G.K.: The JPEG still picture compression standard. IEEE Trans. on Consumer
Electronics 38 (1), 18-34 (1992). DOI 10.1109/30.125072
69. Wandeler, E., Thiele, L.: Optimal TDMA time slot and cycle length allocation for hard real-
time systems. In: Proc. Asia and South Pacific Conf. on Design Automation (ASP-DAC),
pp. 479-484. Yokohama, Japan (2006)
70. Wandeler, E., Thiele, L.: Real-Time Calculus (RTC) Toolbox. http://www.mpa.ethz.ch/

Rtctoolbox (2006). URL http://www.mpa.ethz.ch/Rtctoolbox
71. Wandeler, E., Thiele, L., Verhoef, M., Lieverse, P.: System architecture evaluation using
modular performance analysis: A case study. Int'l Journal on Software Tools for Technology
Transfer (STTT) 8 (6), 649-667 (2006)
72. Wilhelm, R., Engblom, J., Ermedahl, A., Holsti, N., Thesing, S., Whalley, D., Bernat, G.,
Ferdinand, C., Heckmann, R., Mitra, T., Mueller, F., Puaut, I., Puschner, P., Staschulat, J.,
Stenstrom, P.: The worst-case execution time problem — overview of methods and survey of
tools. ACM Trans. on Embedded Computing Systems 7 (3), 36:1-36:53 (2008)