Digital Signal Processing Reference
In-Depth Information
16. Geilen, M., Basten, T.: Kahn process networks and a reactive extension. In: S.S. Bhattacharyya,
E.F. Deprettere, R. Leupers, J. Takala (eds.) Handbook of Signal Processing Systems, second
edn. Springer (2013)
17. Gelernter, D., Carriero, N.: Coordination languages and their significance. Commun. ACM
35
(2), 97-107 (1992)
18. Gonzalez Harbour, M., Gutierrez Garcıa, J.J., Palencia Gutierrez, J.C., Drake Moyano, J.M.:
MAST: Modeling and analysis suite for real time applications. In: Proc. Euromicro Conference
on Real-Time Systems, pp. 125-134. Delft, The Netherlands (2001)
19. Gordon, M.I., Thies, W., Amarasinghe, S.: Exploiting coarse-grained task, data, and pipeline
parallelism in stream programs. In: Proc. Int'l Conf. on Architectural Support for Programming
Languages and Operating Systems (ASPLOS), pp. 151-162. San Jose, CA, USA (2006)
20. Gries, M.: Methods for evaluating and covering the design space during early design
development. Integration, the VLSI Journal
38
(2), 131-183 (2004)
21. Ha, S., Kim, S., Lee, C., , Yi, Y., Kwon, S., Joo, Y.P.: PeaCE: A hardware-software codesign
environment for multimedia embedded systems. ACM Trans. Design Automation of Electronic
Systems
12
(3), 1-25 (2007)
22. Ha, S., Oh, H.: Decidable dataflow models for signal processing: Synchronous dataflow and its
extensions. In: S.S. Bhattacharyya, E.F. Deprettere, R. Leupers, J. Takala (eds.) Handbook of
Signal Processing Systems, second edn. Springer (2013)
23. Haid, W., Keller, M., Huang, K., Bacivarov, I., Thiele, L.: Generation and calibration of
compositional performance analysis models for multi-processor systems. In: Proc. Int'l Conf.
on Systems, Architectures, Modeling and Simulation (IC-SAMOS), pp. 92-99. Samos, Greece
(2009)
24. Haid, W., Schor, L., Huang, K., Bacivarov, I., Thiele, L.: Efficient execution of Kahn process
networks on multi-processor systems using protothreads and windowed FIFOs. In: Proc.
IEEE Workshop on Embedded Systems for Real-Time Multimedia (ESTIMedia), pp. 35-44.
Grenoble, France (2009)
25. Hamann, A., Racu, R., Ernst, R.: Multi-dimensional robustness optimization in heterogeneous
distributed embedded systems. In: Proc. Real Time and Embedded Technology and Applica-
tions Symposium (RTAS), pp. 269-280. Bellevue, WA, United States (2007)
26. Hendriks, M., Verhoef, M.: Timed automata based analysis of embedded system architectures.
In: Workshop on Parallel and Distributed Real-Time Systems. Rhodes, Greece (2006)
27. Henia, R., Hamann, A., Jersak, M., Racu, R., Richter, K., Ernst, R.: System level performance
analysis — the SymTA/S approach. IEE Proceedings Computers and Digital Techniques
152
(2), 148-166 (2005)
28. Henzinger, T.A., Horowitz, B., Kirsch, C.M.: Giotto: A time-triggered language for embedded
programming. Proceedings of the IEEE
91
(1), 84-99 (2003)
29. Huang, K., Bacivarov, I., Liu, J., Haid, W.: A modular fast simulation framework for stream-
oriented MPSoC. In: IEEE Symposium on Industrial Embedded Systems (SIES), pp. 74-81.
Lausanne, Switzerland (2009)
30. Huang, K., Haid, W., Bacivarov, I., Keller, M., Thiele, L.: Embedding formal performance anal-
ysis into the design cycle of MPSoCs for real-time streaming applications. ACM Transactions
in Embedded Computing Systems (TECS) (2012)
31. IBM SDK for multicore acceleration:
http://www-128.ibm.com/developerworks/power/cell/
32. Janneck, J.W., Miller, I.D., Parlour, D.B., Roquier, G., Wipliez, M., Raulet, M.: Synthesizing
hardware from dataflow programs: An MPEG-4 simple profile decoder case study. In: IEEE
Workshop on Signal Processing Systems (SiPS), pp. 287-292. Washington, D.C., USA (2008)
33. Kahn, G.: The semantics of a simple language for parallel programming. In: Proc. IFIP
Congress, pp. 471-475. Stockholm, Sweden (1974)
34. Kangas, T., Kukkala, P., Orsila, H., Salminen, E., Hannikainen, M., Hamalainen, T.D.: UML-
based multiprocessor SoC design framework. ACM Trans. on Embedded Computing Systems
5
(2), 281-320 (2006)
