Arithmetic - Signal Processing Systems - page 624

49. D. Timmerman, H. Hahn, B. J. Hosticka, and B. Rix, “A new addition scheme and fast scaling
factor compensation methods for CORDIC algorithms,” Integration, the VLSI Journal , vol. 11,
pp. 85-100, Nov. 1991.
50. J. E. Volder, “The CORDIC trigonometric computing technique,” IRE Trans. Elec. Comput.,
vol. 8, pp. 330-334, 1959.
51. , “The birth of CORDIC,” J. VLSI Signal Processing, vol. 25, 2000.
52. Y. Voronenko and M. P uschel, “Multiplierless multiple constant multiplication,” ACM Trans.
Algorithms vol. 3, no. 2, May 2007.
53. C. Wallace, “A suggestion for a fast multiplier,” IEEE Trans. Electron. Comput. , vol. 13, no. 1,
pp. 14-17, Feb. 1964.
54. J. S. Walther, “A unified algorithm for elementary functions,” Spring Joint Computer Conf.
Proc., vol. 38, pp. 379-385, 1971.
55. , “The story of unified CORDIC,” J. VLSI Signal Processing, vol. 25, 2000.
56. L. Wanhammar, DSP Integrated Circuits , Academic Press, 1999.
57. B. Zeng and Y. Neuvo, “Analysis of floating point roundoff errors using dummy multiplier
coefficient sensitivities,” IEEE Trans. Circuits Syst. , vol. 38, no. 6, pp. 590-601, June 1991.
58. R. Zimmermann, Binary adder architectures for cell-based VLSI and their synthesis ,Ph.D.
Thesis, Swiss Federal Institute of Technology (ETH), Zurich, Hartung-Gorre Verlag, 1998.