Signal Processing for Cryptography and Security Applications - Signal Processing Systems - page 237

61. Parhi, K.: VLSI Digital Signal Processing Systems: Design and Implementation. Weley (1999)
62. Parhi, K.K., Chen, Y.: Signal flow graphs and data flow graphs. In: S.S. Bhattacharyya, E.F.
Deprettere, R. Leupers, J. Takala (eds.) Handbook of Signal Processing Systems, second edn.
Springer (2012)
63. Pelletier, H., Charvet, X.: Improving the DPA Attack using Wavelet Transform. NIST Physical
Security Testing Workshop (2005). URL http://csrc.nist.gov/groups/STM/cmvp/documents/
fips140-3/physec/papers/physecpaper14.pdf
64. Posch, K., Posch, R.: Modulo reduction in residue number systems. IEEE Transactions on

Parallel and Distributed Systems 6 (5), 449-454 (1998)
65. Project, S.: http://www.speedproject.eu/
66. Rivest, R.L., Shamir, A., Adleman, L.: A Method for Obtaining Digital Signatures and Public-
Key Cryptosystems. Communications of the ACM 21 (2), 120-126 (1978)
67. Sakiyama, K., Batina, L., Preneel, B., Verbauwhede, I.: Superscalar Coprocessor for High-
Speed Curve-Based Cryptography. In: Cryptographic Hardware and Embedded Systems—

CHES 2006 [ 2 ] , pp. 415-429
68. Sharif, M.U., Shahid, R., Rogawski, M., Gaj, K.: Use of Embedded FPGA Resources in
Implementations of Five Round Three SHA-3 Candidates. In: Ecrypt II Hash Workshop (2011)
69. Soderstrand, M.A., Jenkins, W.K., Jullien, G.A., Taylor, F.J.: Residue Number System
Arithmetic: Modern Applications in Digital Signal Processing. IEEE Press (1986)
70. van Woudenberg, J., Witteman, M., Bakker, B.: Improving Differential Power Analysis by
Elastic Alignment. In: Topics in Cryptology—CT-RSA 2011, Lecture Notes in Computer
Science , vol. 6558, pp. 104-119. Springer (2011)