Digital Signal Processing Reference
In-Depth Information
61. Muchnick,
S.S.:
Advanced
Compiler
Design
and
Implementation.
Morgan
Kaufmann
Publishers Inc., San Francisco, CA, USA (1997)
62. National Instruments: LabView.
http://www.ni.com/labview/
.
Visited on Mar. 2009
63. Nieuwland, A., Kang, J., Gangwal, O.P., Sethuraman, R., Busa, R.S.C.N., Goossens, K.,
Llopis, R.P.: C-HEAP: A heterogeneous multi-processor architecture template and scalable and
flexible protocol for the design of embedded signal processing systems. Design Automation for
Embedded Systems (7), 233-270 (2002)
64. Nikolov, H., Stefanov, T., Deprettere, E.: Systematic and automated multiprocessor system
design, programming, and implementation. Computer-Aided Design of Integrated Circuits and
Systems, IEEE Transactions on
27
(3), 542-555 (2008)
65. Nikolov, H., Thompson, M., Stefanov, T., Pimentel, A., Polstra, S., Bose, R., Zissulescu,
C., Deprettere, E.: Daedalus: Toward composable multimedia MP-SoC design. In: DAC '08:
Proceedings of the 45th annual conference on Design automation, pp. 574-579. ACM, New
York, NY, USA (2008)
66. The OpenMP specification for parallel programming:
www.openmp.org
.
Visited on Nov. 2009
67. Palsberg, J., Naik, M.: Multiprocessor Systems-on-Chips, chap. Chapter 12. ILP-based
Resource-aware Compilation, pp. 337-354. Morgan Kaufmann (2005)
68. Paolucci, P.S., Jerraya, A.A., Leupers, R., Thiele, L., Vicini, P.: SHAPES:: a tiled scalable
software hardware architecture platform for embedded systems. In: CODES+ISSS '06:
Proceedings of the 4th international conference on Hardware/software codesign and system
synthesis, pp. 167-172. ACM, New York, NY, USA (2006)
69. Park, S., sun Hong, D., Chae, S.I.: A hardware operating system kernel for multi-processor
systems. IEICE
5
(9) (2008)
70. Parks, T.M.: Bounded scheduling of process networks. Ph.D. thesis, Berkeley, CA, USA (1995)
71. Pimentel, A.D., Erbas, C., Polstra, S.: A systematic approach to exploring embedded system
architectures at multiple abstraction levels. IEEE Transactions on Computers
55
(2), 99-112
(2006)
72. Sharma, G., Martin, J.: MATLAB (R): A language for parallel computing. International Journal
of Parallel Programming
37
(1) (2009)
73. Sheng, W., Sch urmans, S., Odendahl, M., Leupers, R., Ascheid, G.: Automatic calibration of
streaming applications for software mapping exploration. In: Proceedings of the International
Symposium on System-on-Chip (SoC) (2011)
74. Snir, M., Otto, S.: MPI-The Complete Reference: The MPI Core. MIT Press (1998)
75. Sporer, T., Franck, A., Bacivarov, I., Beckinger, M., Haid, W., Huang, K., Thiele, L., Paolucci,
P., Bazzana, P., Vicini, P., Ceng, J., Kraemer, S., Leupers, R.: SHAPES - a scalable parallel
HW/SW architecture applied to wave field synthesis. In: Proc. 32nd Intl Audio Engineering
Society (AES) Conference, pp. 175-187. Audio Engineering Society, Hillerod, Denmark
(2007)
76. Sriram, S., Bhattacharyya, S.S.: Embedded Multiprocessors: Scheduling and Synchronization.
Marcel Dekker, Inc., New York, NY, USA (2000)
77. Standard for information technology - portable operating system interface (POSIX). Shell and
utilities. IEEE Std 1003.1-2004, The Open Group Base Specifications Issue 6, section 2.9:
IEEE and The Open Group
78. Synopsys: Synopsys Virtual Platforms.
http://www.synopsys.com/Tools/SLD/
VirtualPlatforms/Pages/default.aspx
.
Visited on May 2009
79. TI: OMAP35x Product Bulletin.
http://www.ti.com/lit/sprt457
.
Visited on Mar. 2009
80. TI:
TI
eXpressDSP
Software
and
Development
Tools.
gencontent.tsp?contentId=46891
.
Visited on Jan. 2010
81. Tournavitis, G., Wang, Z., Franke, B., O'Boyle, M.: Towards a holistic approach to auto-
parallelization - integrating profile-driven parallelism detection and machine-learning based
mapping. In: PLDI 0-9: Proceedings of the Programming Language Design and Implementa-
tion Conference. Dublin, Ireland (2009)
82. UMIC: Ultra high speed Mobile Information and Communication.
http://www.umic.rwth-
