Digital Signal Processing Reference
In-Depth Information
•
Bandwidth (-3dB)*
54621A/D: DC to 60 MHz
54622A/D, 54624A: DC to 100 MHz
54641A/D: DC to 350 MHz
54642A/D: DC to 500 MHz
* Denotes warranted specifications, all others are typical. Specifica-
tions are valid after a 30-minute warm-up period and ±10°C from
firmware calibration temperature.
•
AC coupled
54621A/D: 3.5 Hz to 60 MHz
54622A/D: 54624A: 3.5 Hz to 100 MHz
54641A/D: 3.5 Hz to 350 MHz
54642A/D: 3.5 Hz to 500 MHz
•
Calculated rise time (= 0.35/bandwidth)
54621A/D: ~5.8 ns
54622A/D, 54624A: ~3.5 ns
54641A/D: ~1.0 ns
54642A/D: ~700 ps
•
Single shot bandwidth
54621A/D, 54622A/D, 54624A: 50 MHz
54641A/D: 350 MHz maximum
54642A/D: 500 MHz maximum
•
Range1,2
54621A/D, 54622A/D, 54624A: 1 mV/div to 5 V/div
54641A/D, 54642A/D: 2 mV/div to 5 V/div
•
Maximum Input
CAT I 300 Vrms, 400 Vpk, CAT II 100 Vrms, 400 Vpk
With 10073C/10074C 10:1 probe: CAT I 500 Vpk, CAT II 400 Vpk
5 Vrms with 50 input
•
Offset range
54621A/D, 54622A/D, 54624A: ±5 V on ranges <10 mV/div; ±25 V
on ranges 10 mV/div to 199 mV/div; ±100 V on ranges =
200 mV/div
54641A/D, 54642A/D: ±5 V on ranges <10 mV/div; ±20 V on ranges
10 mV/div to 200 mV/div; ±75 V on ranges >200 mV/div
•
Dynamic range
Lesser of ±8 div or ±32 V from center screen
