Using Verilog for Synthesis of Digital Hardware - Rapid Prototyping of Digital Systems - page 146

7. Implement a 128 by 32 RAM using Verilog and the Altsyncram function. Do not use
registered output options. Target the design to the Cyclone II device. Use the timing
analysis tools to determine the worst-case read and write access times for the memory.