Hardware Reference
In-Depth Information
ratio ::: In addition to the logic-based and current-based techniques, some works
have investigated the possibility of varying the test conditions such as temperature
or power supply voltage.
Fault models can be used for testing purposes but also for diagnosis purposes.
In this way, the wired and voting models have initially been used for diagnosis.
Some works take into consideration the resistance of the bridging defect and more
precisely the value of the critical resistance.
As it is well-known, the main objective of diagnosis is to increase accuracy by
reducing the list of initial candidates. Many logic-based techniques have been pro-
posed to reduce the set of candidates as much as possible. However, it is clear that
additional information is required to further decrease the list of candidates.
This chapter gives a broad view of the state-of-the-art of modeling bridging de-
fects. From the initial and simplistic models to the most recent ones which are
realistic, accurate and easy to handle, we observe a drastic improvement of the
knowledge of the bridging defect behaviour which translates to better quality test
sequences. The advances observed for the case of bridging defects have to be
considered as an exemplary guideline for defect-oriented test strategies. Similar
research and developments are today dedicated to other types of defect such as re-
sistive opens.
References
Abramovici M, Breuer MA (Jun 1980) Multiple fault diagnosis in combinational circuits based on
an effect-cause analysis. IEEE Trans Comput C-29(6):451-460
Abramovici M, Breuer MA, Friedman AD (1994) Digital system testing and testable design. IEEE
Press
Acken JM (1983) Testing for bridging faults (shorts) in CMOS circuits. Design automation con-
ference, pp 717-718
Acken JM, Millman SD (1991) Accurate modelling and simulation of bridging faults. Custom
integrated circuits conference, pp 17.4.1-17.4.4
Acken JM, Millman SD (1992) Fault model evolution for diagnosis: accuracy vs precision. Custom
integrated circuits conference, pp 13.4.1-13.4.4
Aitken
RC
(1991)
Fault
location
with
current
monitoring.
International
test
conference,
pp 623-632
Aitken RC (1992) A comparison of defect models for fault location with I DDQ measurements.
International test conference, pp 778-787
Aitken RC, Maxwell PC (Feb 1995) Better models or better algorithms? Techniques to improve
fault diagnosis. Hewlett-Packard J, 110-116
Arumı D, Rodrıguez-Monta nes R, Figueras J, Eichenberger S, Hora C, Kruseman B, Lousberg
M, Majhi AK (2007a) Diagnosis of bridging defects based on current signatures at low power
supply voltages. VLSI test symposium, pp 145-150
Arumı D, Rodrıguez-Monta nes R, Figueras J, Eichenberger S, Hora C, Kruseman B, Lousberg M
(Mar 2007b) I DDQ based diagnosis at Very Low Voltage (VLV) for bridging defects. IEE Electr
Lett 43(5):25-26
Arumı D (2008) Enhancement of defect diagnosis based on the analysis of CMOS DUT behaviour.
PhD Dissertation, http:/www.tdr.cesca.es/es/UPC.html, UPC
 
 
 
 
 
 
 
 
 
 
Search WWH ::




Custom Search