Hardware Reference
In-Depth Information
Wang S, Gupta SK (Oct 1997) DS-LFSR: a new BIST TPG for low heat dissipation. In Proceedings
of international test conference, pp 848-857
Wang S, Gupta SK (Oct 1999) LT-RTPG: a new test-per-Scan BIST TPG for low heat dissipation.
In Proceedings of international test conference, pp 85-94
Wang CY, Roy K (Jan 1995) Maximum power estimation for CMOS circuits using deterministic
and statistical approaches. In Proceedings of VLSI conference, pp 364-369
Wang L-T, Wu C-W, Wen X (2006) Vlsi test principles and architectures: design for testability.
Morgan Kaufmann, San Francisco
Wen X, Suzuki T, Kajihara S, Miyase K, Minamoto Y, Wang L-T, Saluja KK (Dec 2005a) Efficient
test set modification for capture power reduction. ASP J Low Pow Electron 1(3):319-330
Wen X, Yamashita Y, Morishima S, Kajiihara S, Wang L-T, Saluja KK, Kinoshita K (May 2005b)
On low-capture-power test generation for scan testing. In Proceedings of VLSI test symposium,
pp 265-270
Wen X, Kajihara S, Miyase K, Suzuki T, Saluja KK, Wang L-T, Abdel-Hafez KS, Kinoshita K
(May 2006) A new ATPG method for efficient capture power reduction during scan testing. In
Proceedings of VLSI test symposium, pp 58-63
Wen X, Miyase K, Suzuki T, Yamato Y, Kajihara S, Wang L-T, Saluja KK (Oct 2006) A highly-
guided x-filling method for effective low-capture-power scan test generation. In: Wen X et al.
(eds) Proceedings of international conference on computer design, pp 251-258
Wen X, Miyase K, Kajihara S, Suzuki T, Yamato Y, Girard P, Oosumi Y, Wang LT (Oct 2007)
A novel scheme to reduce power supply noise for high-quality at-speed scan testing. In Pro-
ceedings of international test conference, paper 25.1
Weste NHE, Eshraghian K (1993) Principles of CMOS VLSI design: a systems perspective, 2nd
edn. Addison-Wesley
Whetsel L (Oct 2000) Adapting scan architectures for low power operation. In Proceedings of
international test conference, pp 863-872
Wohl P, Waicukauski JA, Patel S, Amin MB (Jun 2003) Efficient compression and application
of deterministic patterns in a logic BIST architecture. In Proceedings of design automation
conference, pp 566-569
Zoellin C, Wunderlich HJ, Maeding N, Leenstraa J (Oct 2006) BIST power reduction using scan-
chain disable in the CELL processor. n Proceedings of international test conference, Paper 32.3
Zorian Y (Apr 1993) A distributed BIST control scheme for complex VLSI devices. Proceedings
of 11th IEEE VLSI test symposium, pp 4-9
