Hardware Reference
In-Depth Information
Shinogi T, Kanbayashi T, Yoshikawa T, Tsuruoka S, Hayashi T (2001) Faulty resistance sectioning
technique for resistive bridging fault ATPG systems. In Proceedings of the Asian test sympo-
sium, pp 76-81
Tang Y, Wunderlich H-J, Engelke P, Polian I, Becker B, Schl offel J, Hapke F, Wittke M (2006)
X-masking during logic BIST and its impact on defect coverage. IEEE Trans VLSI Sys 14(2):
193-202
Wang L, Gupta SK, Breuer MA (2004) Modeling and simulation for crosstalk aggravated by weak-
bridge defects between on-chip interconnects. In Proceedings of the Asian test symposium,
pp 440-447
 
 
 
Search WWH ::




Custom Search