Hardware Reference
In-Depth Information
References
Abramovici M, Breuer MA, Friedman AD (1990) Digital systems testing and testable design.
Computer science press
Cheung H, Gupta SK (2007) Accurate modeling and fault simulation of Byzantine resistive
bridges. Intal conf. computer design, pp 347-353
Cusey JP, Patel JH (1997) BART: a bridging fault test generator for sequential circuits. Int'l Test
Conf., pp 838-847
Engelke P, Polian I, Renovell M, Becker B (2006a) Automatic test pattern generation for resistive
bridging faults. J Electron Test Theory Appl 22(1):61-69
Engelke P, Polian I, Renovell M, Becker B (2006b) Simulating resistive bridging and stuck-at
faults. IEEE Trans Comput-Aided Des Integrat Circuits Sys 25(10):2181-2192
Engelke P, Braitling B, Polian I, Renovell M, Becker B (2007) SUPERB: simulator utilizing par-
allel evaluation of resistive bridges. Proceedings IEEE Asian test symposium, pp 433-438
Engelke P, Polian I, Renovell M, Kundu S, Seshadri B, Becker B (2008) On detection of resistive
bridging defects by low-temperature and low-voltage testing. IEEE Trans Comput-Aided Des
Integrat Circuits Sys 27(2):327-338
Ferguson FJ, Shen J (1988) Extraction and simulation of realistic CMOS faults using inductive
fault analysis. In Proceedings of the international test conference, pp 475-484
Hao H, McCluskey EJ (1993) Very-low-voltage testing for weak CMOS logic ICs. In Proceedings
of the international test conference, pp 275-284
Khare J, Maly W (1996) From contamination to defects, faults and yield loss. Kluwer Academic
Publisher
Khursheed S, Ingelsson U, Rosinger P, Al-Hashimi BM, Harrod P (2008) Bridging fault test
method with adaptive power management awareness. IEEE Trans Comput-Aided Des Integrat
Circuits Sys 27(6):1117-1127
Larrabee T (1989) Efficient generation of test patterns using Boolean difference. In international
test conference, pp 795-801
Lee C, Walker DMH (2000) PROBE: A PPSFP simulator for resistive bridging faults. In Proceed-
ings of the VLSI test symposium, pp 105-110
Li Z, Lu X, Qiu W, Shi W, Walker DMH (2003) A circuit level fault model for resistive bridges.
ACM Trans Des Auto Electron Sys 8(4):546-559
Liao Y, Walker DMH (1996) Fault coverage analysis for physically based CMOS bridging
faults at different power supply voltages. In Proceedings of the international test conference,
pp 767-775
Needham W, Prunty C, Yeoh EH (1998) High volume microprocessor test escapes, an analysis of
defects our tests are missing. In Proceedings of the international test conference, pp 25-34
Pecht MG, Radojic R, Rao G (1998) Managing silicon chip reliability. CRC, Boca Raton, FL
Polian I, Engelke P, Renovell M, Becker B (2005) Modeling feedback bridging faults with non-zero
resistance. J Electron Test Theory Appl 21(1):57-69
Pomeranz I, Reddy SM (1993) Classification of faults in synchronous sequential circuits. IEEE
Trans Comput 42(9)
Renovell M, Huc P, Bertrand Y (1995) The concept of resistance interval: a new parametric model
for resistive bridging fault. VLSI test symposium, pp 184-189
Renovell M, Huc P, Bertrand Y (1996) Bridging fault coverage improvement by power supply
control. In Proceedings of the VLSI test symposium, pp 338-343
Rodrıguez-Monta nes R, Bruls EMJG, Figueras J (1992) Bridging defects resistance measurements
in a CMOS process. In Proceedings of the international test conference, pp 892-899
Roy K, Mak TM, Cheng KT (2006) Test consideration for nanometer-scale CMOS circuits. IEEE
Des Test Comp 23(2):128-136
Sar-Dessai V, Walker DMH (1999) Resistive bridge fault modeling, simulation and test generation.
In Proceedings of the international test conference, pp 596-605
