Hardware Reference
In-Depth Information
Schulz MH, Trischler E, Sarfert TM (Jan 1988) SOCRATES: a highly efficient automatic test
pattern generation system. IEEE Trans Comput-Aided Des Integrat Circuits Sys 7:126-137
Shao Y, Reddy SM, Kajihara S, Pomeranz I (Nov 2001) An efficient method to identify untestable
path delay faults. Proceedings of Asian test symposium, pp 233-238
Shao Y, Pomeranz I, Reddy SM (Nov 2002) On generating high quality tests for transition faults.
Proceedings of Asian test symposium, pp 1-8
Sinanoglu O, Schremmer P (Apr. 2007) Diagnosis, modeling and tolerance of scan chain hold-time
violations. Proceedings of design automation and test in Europe conference
Smith GL (Sep 1985) Model for delay faults based upon paths. Proceedings of international test
conference, pp 342-349
Sparmann U, Luxenburger D, Cheng K-T, Reddy SM (Jun 1995) Fast identification of robust de-
pendent path delay faults. Proceedings of design automation conference, pp 119-125
Syal M, Chandrasekar K, Vimjam V, Hsiao MS, Chang Y-S, Chakravarty S (Oct 2006) A study of
implication based pseudo functional testing. Proceedings of international test conference
Tragoudas S, Karayiannis D (Jul 1999) A fast nonenumerative automatic test pattern generator for
path delay faults. IEEE Trans Comput-Aided Des Integr Circuits Sys 18:1050-1057
Underwood B, Law W-O, Kang S, Konuk H (Oct 1994) Fastpath: a path-delay test generator for
standard scan designs. Proceedings of international test conference, pp 154-163
Waicukauski J, Lindbloom E, Rosen B, Iyengar V (Apr 1987) Transition fault simulation. IEEE
design and test, pp 32-38
Wang S, Wei W (Jan 2007) A technique to reduce peak current and average power dissipation
in scan designs by limited capture. Proceedings of Asia and South Pacific design automation
conference, pp 810-816
Wang LT, Stroud C, Touba N (2008) System on chip test architectures. Morgan Kaufmann
Publishers
Wang Z, Walker DMH (May 2008) Dynamic compaction for high quality delay test. Proceedings
of VLSI test symposium, pp 243-248
Whetsel L (Oct 2000) Adapting scan architecture for low power operation. Proceedings of interna-
tional test conference, pp 863-872
Xu G, Singh AD (May 2007) Scan cell design for launch-on-shift delay tests with slow scan enable.
IET Comput Dig Tech 1:213-219
Zhang Z, Reddy SM, Pomeranz I (Oct 2005) On generating pseudo-functional delay fault tests for
scan designs. Proceedings of IEEE international symposium on defect and fault tolerance in
VLSI systems, pp 398-405
Zhang Z, Reddy SM, Pomeranz I, Lin X, Rajski J (Apr 2006) Scan tests with multiple fault activa-
tion cycles for delay faults. Proceedings of VLSI test symposium, pp 343-348
Zhang Z (Dec 2006) New test generation methods for transition delay faults in scan designs. Ph.D.
Thesis, University of Iowa, Iowa City, Iowa, USA
Zhang Z, Reddy SM, Pomeranz I (Jan 2007) Warning: launch off Shist tests for delay faults may
contribute to test escapes. Proceedings of Asia and South Pacific design automation conference,
pp 817-822
Zhang Z, Reddy SM, Pomeranz I, Rajski J, Al-Hashimi BM (May 2007) Enhancing delay
fault coverage through low-power segmented scan. IET computers and digital techniques,
pp 220-229
