BIOMIMETIC CORTICAL NANOCIRCUITS - Bio-Inspired and Nanoscale Integrated Computing - page 479

26. B. Liu and J. F. Frenzel. A CMOS neuron for VLSI implementation of pulsed neural
networks. In Proceedings of the 28th Annual Conference of Industrial Electronics
(IECON02), Nov 5-8, Sevilla, Spain: pp 3182-3185, 2002.
27. D. Pan and B. M. Wilamowski. A VLSI implementation of mixed-signal mode bipolar
neuron circuitry. International Joint Conference on Neural Networks, July 20-24 2003:
Volume 2: pp 971-976.
28. B. C. Barnes, R. B. Wells, and J. F. Frenzel. PWM characteristics of a capacitor-
free integrate-and-fire neuron. IEEE Electronics Letters, 39(16): pp 1191-1193, Aug 7
2003.
29. L. O. Chua and T. Roska. The CNN paradigm. IEEE Transactions on Circuits and
Systems I, 40(3): pp 147-156, 1993.
30. C. Chiju, et al. Analysis and Performance of a Versatile CMOS Neural Circuit based on
Multi-Nested Approach. 7th IEEE International Symposium on Signals Circuits and
Systems, July, 2005: pp 417-420.
31. S. Sato, K. Nemoto, S. Akimoto, M. Kinjo, and K. Nakajima. Implementation of a
new neurochip using stochastic logic. IEEE Transactions on Neural Networks, 14(5):
pp 1122-1127, Sep 2003.
32. L. Chen and B. Shi. Building blocks for PWM VLSI neural network. 5th International
Conference on Signal Processing Proceedings WCCC-ICSP 2000, (1): pp 563-566,
2000.
33. B. Linares-Barranco, E. Sanchez-Sinencio, A. Rodriguez-Vazquez, and J. L. Huertas.
A CMOS implementation of Fitz Hugh-Nagumo neuron model. IEEE Journal of
Solid-State Circuits, 26(7): pp 956-965, July 1991.
34. C. Fu, et al. A novel technology for fabricating customizable VLSI artificial neural
network chips. In: International Joint Conference on Neural Networks, 1992.
35. C. Chao. Incorporation of Learning within the CMOS Neuron. M.S. Thesis, University
of Southern California, July, 1990.
36. R. Z. Shi and T. Horiuchi. A Summating, Exponentially-Decaying CMOS Synapse for
Spiking Neural Systems. Neural Information Processing Systems Foundation NIPS
2003.
37. R. D. Pinto, et al. Synchronous behavior of two coupled electronic neurons. Physical
Review E, 62: pp 2644-56, 2000.
38. Y. Lee, J. Lee, Y. Kim, and J. Ayers. A low power CMOS adaptive electronic central
pattern generator design. 48th Midwest Symposium on Circuits and Systems, Aug 7-10
2005, Volume 2: pp 1350-1353.
39. A Volkovskii, et al. Analog electronic model of the lobster pyloric central pattern
generator. I, Journal of Physics: Conference Series, 23: p 4757, 2005.
40. J. G. Elias, H. H. Chu, and S. M. Meshreki. Silicon implementation of an artificial
dendritic tree. International Joint Conference on Neural Networks, 1992, Volume 1:
pp 154-159.
41. J. Liu and M. Brooke. Fully parallel on-chip learning hardware neural network for
real-time control. Proceedings of the 1999 IEEE International Symposium on Circuits
and Systems ISCAS 99, Volume 5: pp 371-374, 1999.
42. V. F. Koosh and R. Goodman. VLSI neural network with digital weights and analog
multipliers. Proceedings of the 2001 IEEE International Symposium on Circuits and
Systems ISCAS, May 6-9 2001. Volumes 2-3: pp 233-236.