Graphics Reference
In-Depth Information
21. Hahm J, Kyung CM (2010) Efficient CABAC rate estimation for H.264/AVC mode decision.
IEEE Trans Circuits Syst Video Technol 20(2):310-316
22. Hsu MY, Chang HC, Wang YC, Chen LG (2001) Scalable module-based architecture for
MPEG-4 BMA motion estimation. In: IEEE international symposium on circuits and systems
(ISCAS), 2001
23. Huang YW, Chen TC, Tsai CH, Chen CY, Chen TW, Chen CS, Shen CF, Ma SY, Wang TC,
Hsieh BY, Fang HC, Chen LG (2005) A 1.3TOPS H.264/AVC single-chip encoder for HDTV
applications. In: IEEE international solid-state circuits conference (ISSCC), 2005
24. Huang YW, Chen CY, Tsai CH, Shen CF, Chen LG (2006) Survey on block matching
motion estimation algorithms and architectures with new results. J VLSI Signal Process Syst
42(3):297-320
25. Kim W-S (2012) AhG6: SAO parameter estimation using non-deblocked pixels, Joint Collab-
orative Team on Video Coding (JCT-VC), Document JCTVC-J0139, Stockholm, July 2012
26. Kim J, Yang J, Lee H, Jeon B (2011) Fast intra mode decision of HEVC based on hierarchical
structure. In: International conference on information, communications and signal processing
(ICICS), 2011
27. Kim J, Jeong S, Cho S, Choi JS (2012) Adaptive Coding Unit early termination algorithm for
HEVC. In: IEEE international conference on consumer electronics (ICCE), 2012
28. Li F, Shi G, Wu F (2011) An efficient VLSI architecture for 4x4 intra prediction in the
High Efficiency Video Coding (HEVC) standard. In: IEEE international conference on image
processing (ICIP), pp 373-376, 2011
29. Ma S, Wang S, Wang S, Zhao L, Yu Q, Gao W (2013) Low complexity rate distortion
optimization for HEVC. In: Data compression conference (DCC), 2013
30. McCann K, Bross B, Han WJ, Kim IK, Sugimoto K, Sullivan GJ (2013) High efficiency video
coding (HEVC) test model 12 (HM 12) encoder description, Joint Collaborative Team on Video
Coding (JCT-VC), Document JCTVC-N1002, Vienna, July 2013
31. Meher PK, Park SY, Mohanty BK, Lim KS, Yeo C (2014) Efficient integer DCT architectures
for HEVC. IEEE Trans Circuits Syst Video Technol 24(1):168-178
32. Osorio RR, Bruguera JD (2004) Arithmetic coding architecture for H.264/AVC CABAC
compression system. In: Euromicro symposium on digital system design, 2004
33. Palomino D, Sampaio F, Agostini L, Bampi S, Susin A (2012) A memory aware and
multiplierless VLSI architecture for the complete Intra Prediction of the HEVC emerging
standard. In: IEEE international conference on image processing (ICIP), 2012
34. Pastuszak G (2004) A high-performance architecture of arithmetic coder in JPEG2000. In:
Proceedings of ICME, 2004
35. Sinangil M, Sze V, Zhou M, Chandrakasan A (2013) Cost and coding efficient motion
estimation design considerations for high efficiency video coding (HEVC) standard. IEEE J
Sel Top Signal Process 7(6):1017-1028
36. Tsai SF, Li CT, Chen HH, Tsung PK, Chen KY, Chen LG. A 1062Mpixels/s 8192x4320p high
efficiency video coding (H.265) encoder chip. In: Symposium on VLSI circuits (VLSIC), 2013
37. Teng SW, Hang HM, Chen YF. Fast mode decision algorithm for Residual Quadtree coding in
HEVC. In: IEEE visual communications and image processing (VCIP), 2011
38. Tuan JC, Chang TS, Jen CW (2002) On the data reuse and memory bandwidth analysis for
full-search block-matching VLSI architecture. IEEE Trans Circuits Syst Video Technol 12(1):
61-72
39. Tsung PK, Chen WY, Ding LF, Tsai CY, Chuang TD, Chen LG (2009) Single-iteration
full-search fractional motion estimation for quad full HD H.264/AVC encoding. In: IEEE
international conference on multimedia and expo (ICME), 2009
