Graphics Reference
In-Depth Information
11. Lin CC, Guo JI, Chang HC, Yang YC, Chen JW, Tsai MC, Wang JS (2006) A 160kgate 4.5kB
SRAM H.264 video decoder for HDTV applications. In: IEEE international solid-state circuits
conference (ISSCC). Digest of Technical Papers, pp 1596-1605
12. Lin P-C, Chuang T-D, Chen L-G (2009) A branch selection multi-symbol high throughput
CABAC decoder architecture for H.264/AVC. In: 2009 IEEE international symposium on
circuits and systems, pp 365-368
13. Marpe D, Schwarz H, Wiegand T (2003) Context-based adaptive binary arithmetic coding
in the H.264/AVC video compression standard. IEEE Trans Circuits Syst Video Technol
13(7):620-636
14. Micron. DDR3 SDRAM system-power calculator (2014) Available: http://www.micron.com/
products/support/power-calc
15. Multiplexed Multiplier Block Generator (2014) Available: http://www.spiral.net/hardware/
mmcm.html
16. Sze V (2010) Parallel algorithms and architectures for low power video decoding. PhD thesis,
Massachusetts Institute of Technology
17. Sze V, Budagavi M (2012) High throughput CABAC entropy coding in HEVC. IEEE Trans
Circuits Syst Video Technol 22(12):1778-1791
18. Sze V, Budagavi M (2013) A comparison of CABAC throughput for HEVC/H.265 VS.
AVC/H.264. In: 2013 IEEE workshop on signal processing systems (SiPS), pp 165-170
19. Sze V, Finchelstein DF, Sinangil ME, Chandrakasan AP (2009) A 0.7-V 1.8-mW H.264/AVC
720p video decoder. IEEE J Solid-State Circuits 44(11):2943-2956
20. Tsai C-H, Wang H-T, Liu C-L, Li Y, Lee C-Y (2013) A 446.6k-gates 0.55-1.2v H.265/HEVC
decoder for next generation video applications. In: 2013 IEEE Asian solid-state circuits
conference (A-SSCC), pp 305-308
21. Tummeltshammer P, Hoe JC, Puschel M (2007) Time-multiplexed multiple-constant multipli-
cation. IEEE Trans Comput Aided Des Integr Circuits Syst 26(9):1551-1563
22. Vanne J, Viitanen M, Hamalainen TD, Hallapuro A (2012) Comparative rate-distortion-
complexity analysis of HEVC and AVC video codecs. IEEE Trans Circuits Syst Video Technol
22(12):1885-1898
23. Xanthopoulos T (1999) Low power data-dependent transform video and still image coding.
Thesis, Massachusetts Institute of Technology
24. Xu K, Choy C-S (2008) A power-efficient and self-adaptive prediction engine for H.264/AVC
decoding. IEEE Trans VLSI Syst 16(3):302-313
25. Yang YC, Guo JI (2009) High-throughput H.264/AVC high-profile CABAC decoder for HDTV
applications. IEEE Trans Circuits Syst Video Technol 19(9):1395-1399
26. Yi Y, Park I-C (2007) High-speed H.264/AVC CABAC decoding. IEEE Trans Circuits Syst
Video Technol 17(4):490-494
27. Zhang P, Xie D, Gao W (2009) Variable-bin-rate CABAC engine for H.264/AVC high
definition real-time decoding. IEEE Trans VLSI Syst 17(3):417-426
28. Zhou D, Zhou J, He X, Zhu J, Kong J, Liu P, Goto S (2011) A 530Mpixels/s 4096x2160@60fps
H.264/AVC High Profile video decoder chip. IEEE J Solid-State Circuits 46(4):777-788
29. Zhou D, Zhou J, Zhu J, Liu P, Goto S (2012) A 2Gpixel/s H.264/AVC HP/MVC video decoder
chip for super hi-vision and 3DTV/FTV applications. In: IEEE international solid-state circuits
conference (ISSCC). Digest of Technical Papers, pp 224-226
30. Zhu J, Zhou D, He G, Goto S (2013) A combined SAO and de-blocking filter architecture
for HEVC video decoder. In: 20th IEEE international conference on image processing (ICIP),
pp 1967-1971
31. Chen Y-H, Sze V (2014) A 2014 Mbin/s deeply pipelined CABAC decoder for HEVC. IEEE
international conference on image processing (ICIP)
32. Tikekar M, Huang C-T, Sze V, Chandrakasan A (2014) Energy and area-efficient hardware
implementation of HEVC inverse transform and dequantization. IEEE international conference
on image processing (ICIP)
33. Huang C-T, Juvekar C, Tikekar M, Chandrakasan AP (2013) HEVC interpolation filter
architecture for quad full HD decoding. In Visual Communications and Image Processing
(VCIP), pp 1-5
Search WWH ::




Custom Search