Hardware Reference
In-Depth Information
a
b
R
2
C
R
1
1
R
1
C
y
y
1
z
z
x
x
CCII−
CCII−
x
y
x
y
R
2
z
z
CCII−
CCII−
2
2
c
e
R
2
R
1
C
1
CCII−
C
R
1
y
y
z
z
1
x
x
y
x
CCII−
CCII−
z
y
x
2
z
R
2
CCII−
2
g
d
R
1
R
2
C
1
1
y
C
y
x
z
z
x
yx
z
CCII−
CCII−
y
x
z
R
1
CCII−
2
CCII−
2
R
2
f
h
R
1
R
1
1
R
2
y
x
y
x
1
z
z
x
y
C
x
y
CCII−
z
CCII−
C
R
2
z
CCII−
CCII−
2
2
Fig. 5.46 A family of two CC-two- resistor-one capacitor FI simulators derived by Senani [
56
]
which represents floating series RL impedance with
L
¼
CR
1
R
2
;
R
s
¼
R
2
ð
5
:
52
Þ
From all the eight circuits of Fig.
5.46a-h
, non-ideal floating FDNRs can be
realized by applying RC: CR transformation.
Search WWH ::
Custom Search