Hardware Reference
In-Depth Information
y
1
y
1
z
CCI±
z
CCII+
x
2
x
2
y
y
1
1
z
CCI±
z
CCII±
x
x
z L
z L
z in = -z L
z in = -z L
z L
z L
y
y
z
CCI±
z
CCII+
x
2
x
2
z in = -z L
z in = -z L
Fig. 5.12 Two ways of realizing an NIC leading to four different ways of creating negative
impedance
For more elaborate designs of negative impedance converters employing
more than one CC which exhibit a reduced effect of the parasitic impedances of
the CCs, see [ 153 ].
5.2.7 Floating Negative Impedance Converters
The CCII-based circuits to realize floating negative impedances have been
proposed in the literature by Paul, Dey and Patranabis in [ 38 ] and by Nandi in
[ 50 , 51 , 53 ]. Here, we show how such circuits can be evolved systematically from
first principles.
If floating negative impedance is required, the same can be obtained by the well-
known method of putting the load impedance in between two NICs; all three
elements being connected in cascade. Thus, in principle, four such circuits, each
realizable with only two CCs, are possible which are shown in Fig. 5.13 out of
which that of Fig. 5.13c has been reported by Nandi in [ 50 ] whereas that of
Fig. 5.13d has been discussed by Nandi in [ 51 ].
 
Search WWH ::




Custom Search