Hardware Reference
In-Depth Information
Tamir Y, Frazier GL (1992) Dynamically-allocated multi-queue buffers for vlsi communication
switches. IEEE Transactions on Computers 41(6):725-737
Tran AT, Baas BM (2011) RoShaQ: High-performance on-chip router with shared queues. In: IEEE
ICCD, pp 232-238
Vaidya AS, Sivasubramaniam A, Das CR (1999) LAPSES: A recipe for high performance adaptive
router design. In: Proceedings of the 5th International Symposium on High Performance
Computer Architecture (HPCA '99), IEEE Computer Society, Washington, DC, USA, p 236
Wentzlaff D, Griffin P, Hoffmann H, Bao L, Edwards B, Ramey C, Mattina M, Miao CC, III JFB,
Agarwal A (2007) On-Chip Interconnection Architecture of the Tile Processor. IEEE Micro
pp 15-31
Weste N, Harris D (2010) CMOS VLSI Design a Circuits and Systems Perspective. Addison
Wesley (3rd Edition)