Information Technology Reference
In-Depth Information
A Comparative Study on Self-tolerant Strategies for
Hardware Immune Systems
Xin Wang, Wenjian Luo, and Xufa Wang
Department of Computer Science and Technology,
University of Science and Technology of China, Hefei 230027, China
sinbarwx@mail.ustc.edu.cn, {wjluo, xfwang}@ustc.edu.cn
Abstract.
Self-Tolerance is a key issue in Hardware Immune Systems. Two
novel detector set updating strategies are proposed in this paper as approaches to
the self-tolerant problem in Hardware Immune Systems. Compared with
previous detector set updating strategies, results of simulation experiments show
that the detector sets being updated by the new strategies are less affected by the
growing of the self set, and have a better coverage on the non-self space.
Moreover, the improvement is notable when the self set is unavailable during the
updating of the detector set.
1 Introduction
Hardware Immune System (HIS) is a branch of Artificial Immune Systems. Inspired by
the human immune system, a hardware immune system is an approach to hardware
fault tolerance, in which the human immune system is mapped to a hardware
representation to develop fault detection mechanisms for reliable hardware systems. So
far, many works about hardware immune system have already been done. The concept
of Immunotronics is proposed by Bradley and Tyrrell, which is claimed as a novel
fault-tolerant hardware inspired by immune principles [1, 2]. Canham and Tyrrell
proposed a multi-layered hardware artificial immune system based on Embryonic
Array [3]. Canham and Tyrrell also developed a novel artificial immune system that has
been applied to robotics as an error detection system [4]. Bradley and Tyrrell proposed
the architecture for a hardware immune system [5], and they also proposed a novel
hardware immune system for error detection on a benchmark state machine [6].
Tarakanov and Dasgupta proposed architecture for immunochips [7].
However, little works are concerned on the self-tolerant problem in HIS under
dynamic environments. Inspired by the co-stimulation mechanism which is used to
maintain self-tolerance in biological immune systems, algorithms for dealing with the
self-tolerance problem in hardware immune system is proposed in [8, 9], and the
simulation experiments are carried out on the HIS architecture proposed by Bradley
and Tyrrell [1, 5, 6]. The Concurrent Error Detection (CED) [10] is applied to generate
co-stimulations (the second signal), and the FSM (Finite State Machine) model is
adopted by the experimental system. However, when the growing self set results in
some false positives, current strategies for the self-tolerant problem just recruit
detectors randomly [8], or even do not recruit any detector [9].
In fact, many works
