References - Computer Architecture: A Quantitative Approach - page 729

580. Tezzaron Semiconductor. [2004]. Soft Errors in Electronic Memory , White Paper, Tezzaron
Semiconductor, Naperville, Ill. ( htp://www.tezzaron.com/about/papers/

soft_errors_1_1_secure.pdf ).
581. Thacker CP, McCreight EM, Lampson BW, Sproull RF, Boggs DR. Alto: A personal com-
puter. In: Siewiorek DP, Bell CG, Newell A, eds. Computer Structures: Principles and
Examples . New York: McGraw-Hill; 1982;549-572.
582. Thadhani AJ. Interactive user productivity. IBM Systems J. 1981;20(4):407-423.
583. Thekkath R, Singh AP, Singh JP, John S, Hennessy JL. An evaluation of a commercial CC-
NUMA architecture—the CONVEX Exemplar SPP1200. Proc 11th Int'l Parallel Processing
Symposium (IPPS) 1997.
584. Thorlin JF. Code generation for PIE (parallel instruction execution) computers. Proc Spring
Joint Computer Conf. 1967;27.
585. Thornton JE. Parallel operation in the Control Data 6600. Proc AFIPS Fall Joint Computer
Conf., Part II 1964;33-40.
586. Thornton JE. Design of a Computer, the Control Data 6600 Glenview, Ill: Scot, Foresman;
1970.
587. Tjaden GS, Flynn MJ. Detection and parallel execution of independent instructions. IEEE
Trans on Computers . 1970;C-19(10):889-895.
588. Tomasulo RM. An efficient algorithm for exploiting multiple arithmetic units. IBM J Re-
search and Development . 1967;11(1):25-33 (January).
589. Torrellas J, Gupta A, Hennessy J. Characterizing the caching and synchronization perform-
ance of a multiprocessor operating system. Proc Fifth Int'l Conf on Architectural Support for
Programming Languages and Operating Systems (ASPLOS) 1992;162-174.
590. Touma WR. The Dynamics of the Computer Industry: Modeling the Supply of Worksta-
tions and Their Components Boston: Kluwer Academic; 1993.
591. Tuck N, Tullsen D. Initial observations of the simultaneous multithreading Pentium 4
processor. Proc 12th Int Conf on Parallel Architectures and Compilation Techniques (PACT'03)
2003;26-34.
592. Tullsen DM, Eggers SJ, Levy HM. Simultaneous multithreading: Maximizing on-chip par-
allelism. Proc 22nd Annual Int'l Symposium on Computer Architecture (ISCA) 1995;392-403.
593. Tullsen DM, Eggers SJ, Emer JS, Levy HM, Lo JL, Stamm RL. Exploiting choice: Instruction
fetch and issue on an implementable simultaneous multithreading processor. Proc 23rd An-
nual Int'l Symposium on Computer Architecture (ISCA) 1996;191-202.
594. Ungar D, Blau R, Foley P, Samples D, Paterson D. Architecture of SOAR: Smalltalk on a
RISC. Proc 11th Annual Int'l Symposium on Computer Architecture (ISCA) 1984;188-197.
595. Unger SH. A computer oriented towards spatial problems. Proc Institute of Radio Engineers .
1958;46(10):1744-1750 (October).
596. Vahdat A, Al-Fares M, Farrington N, Niranjan Mysore R, Porter G, Radhakrishnan S. Scale-
Out Networking in the Data Center. IEEE Micro . 2010;30(4):29-41 (July/August).
597. Vaidya AS, Sivasubramaniam A, Das CR. Performance benefits of virtual channels and ad-
aptive routing: An application-driven study. Proc ACM/IEEE Conf on Supercomputing 1997.
598. Vajapeyam, S. [1991]. “Instruction-Level Characterization of the Cray Y-MP Processor,”
Ph.D. thesis, Computer Sciences Department, University of Wisconsin-Madison.
599. van Eijndhoven JTJ, Sijstermans FW, Vissers KA, et al. Trimedia CPU64 architecture.
Proc IEEE Int'l Conf on Computer Design: VLSI in Computers and Processors (ICCD'99)
1999;586-592.
600. Van Vleck T. The IBM 360/67 and CP/CMS. In: htp://www.multicians.org/thvv/360-67.html ;
2005.