References - Computer Architecture: A Quantitative Approach - page 727

536. Smith MD, Horowiz M, Lam MS. Eicient superscalar performance through boosting. Proc
Fifth Int'l Conf on Architectural Support for Programming Languages and Operating Systems
(ASPLOS) 1992;248-259.
537. Smith MD, Johnson M, Horowiz MA. Limits on multiple instruction issue. Proc Third Int'l
Conf on Architectural Support for Programming Languages and Operating Systems (ASPLOS)
1989;290-302.
538. Smotherman M. A sequencing-based taxonomy of I/O systems and review of historical ma-
chines. Computer Architecture News . 1989;17(5):5-15 (September).
538. Reprinted in Hill MD, Jouppi NP, Sohi GS, eds. Computer Architecture Readings . San Fran-
cisco: Morgan Kaufmann; 1989.
539. Sodani A, Sohi G. Dynamic instruction reuse. Proc 24th Annual Int'l Symposium on Computer
Architecture (ISCA) 1997.
540. Sohi GS. Instruction issue logic for high-performance, interruptible, multiple functional
unit, pipelined computers. IEEE Trans on Computers . 1990;39(3):349-359 (March).
541. Sohi GS, Vajapeyam S. Tradeoffs in instruction format design for horizontal architectures.
Proc Third Int'l Conf on Architectural Support for Programming Languages and Operating Sys-
tems (ASPLOS) 1989;15-25.
542. Soundararajan V, Heinrich M, Verghese B, Gharachorloo K, Gupta A, Hennessy JL. Flexible
use of memory for replication/migration in cache-coherent DSM multiprocessors. Proc 25th
Annual Int'l Symposium on Computer Architecture (ISCA) 1998;342-355.
543. SPEC. [1989]. SPEC Benchmark Suite Release 1.0 (October 2).
544. SPEC. [1994]. SPEC Newsleter (June).
545. Sporer M, Moss FH, Mathais CJ. An introduction to the architecture of the Stellar Graphics
supercomputer. Proc IEEE COMPCON 1988;464.
546. Spurgeon C. Charles Spurgeon's Ethernet Web Site. In: wwwhost.ots.utexas.edu/ethernet/
ethernet-home.html ; 2001.
547. Spurgeon C. Charles Spurgeon's Ethernet Web SITE. In: www.ethermanage.com/ethernet/eth-
ernet.html ; 2006.
548. Stenström P, Joe T, Gupta A. Comparative performance evaluation of cache-coherent
NUMA and COMA architectures. Proc 19th Annual Int'l Symposium on Computer Architec-
ture (ISCA) 1992;80-91.
549. Sterling T. Beowulf PC Cluster Computing with Windows and Beowulf PC Cluster Com-
puting with Linux Cambridge, Mass: MIT Press; 2001.
550. Stern N. Who invented the first electronic digital computer? Annals of the History of Comput-
ing . 1980;2(4):375-376 (October).
551. Stevens WR. TCP/IP Illustrated (three volumes) Reading, Mass: Addison-Wesley;
1994-1996.
552. Stokes J. Sound and Vision: A Technical Overview of the Emotion Engine. In: arstech-
nica.com/reviews/1q00/playstation2/ee-1.html ; 2000.
553. Stone H. High Performance Computers New York: Addison-Wesley; 1991.
554.

Strauss W. DSP Strategies 2002. In: www.usadata.com/market_research/spr_05/

spr_r127-005.htm ; 1998.
555. Strecker WD. Cache memories for the PDP-11? Proc Third Annual Int'l Symposium on Com-
puter Architecture (ISCA) 1976;155-158.
556. Strecker WD. VAX-11/780: A virtual address extension of the PDP-11 family. Proc AFIPS
National Computer Conf. 1978;967-980.