References - Computer Architecture: A Quantitative Approach - page 725

490. Russell RM. The Cray-1 processor system. Communications of the ACM . 1978;21(1):63-72
(January).
491. Rymarczyk J. Coding guidelines for pipelined processors. Proc Symposium Architectural
Support for Programming Languages and Operating Systems (ASPLOS) 1982;12-19.
492. Saavedra-Barrera, R. H. [1992]. “CPU Performance Evaluation and Execution Time Predic-
tion Using Narrow Spectrum Benchmarking,” Ph.D. dissertation, University of California,
Berkeley.
493. Salem K, Garcia-Molina H. Disk striping. Proc 2nd Int'l IEEE Conf on Data Engineering
1986;249-259.
494. Salzer JH, Reed DP, Clark DD. End-to-end arguments in system design. ACM Trans on
Computer Systems . 1984;2(4):277-288 (November).
495. Samples A. D., and P. N. Hilfinger [1988]. Code Reorganization for Instruction Caches , Tech.
Rep. UCB/CSD 88/447, University of California, Berkeley.
496. Santoro MR, Bewick G, Horowiz MA. Rounding algorithms for IEEE multipliers. Proc
Ninth IEEE Symposium on Computer Arithmetic 1989;176-183.
497. Satran J, Smith D, Meth K, et al. iSCSI. IPS Working Group of IETF 2001; Internet draft
www.ietf.org/internet-drafts/draft-ietf-ips-iscsi-07.txt .
498. Saulsbury A, Wilkinson T, Carter J, Landin A. An argument for Simple COMA. Proc First
IEEE Symposium on High-Performance Computer Architectures 1995;276-285.
499. Schneck PB. Superprocessor Architecture Norwell, Mass: Kluwer Academic Publishers;
1987.
500. Schroeder B, Gibson GA. Understanding failures in petascale computers. J of Physics Conf
Series . 2007;78(1):188-198.
501. Schroeder B, Pinheiro E, Weber W-D. DRAM errors in the wild: a large-scale field study.
Proc Eleventh Int'l Joint Conf on Measurement and Modeling of Computer Systems
(SIGMETRICS) 2009.
502. Schurman E, Brutlag J. The user and business impact of server delays. Proc Velocity: Web
Performance and Operations Conf. 2009.
503. Schwarz JT. Ultracomputers. ACM Trans on Programming Languages and Systems .
1980;4(2):484-521.
504. Scot NR. Computer Number Systems and Arithmetic Englewood Clifs, N.J.: Prentice Hall;
1985.
505. Scot SL. Synchronization and communication in the T3E multiprocessor. Seventh Int'l Conf
on Architectural Support for Programming Languages and Operating Systems (ASPLOS) 1996.
506. Scot SL, Goodman J. The impact of pipelined channels on k -ary n -cube networks. IEEE
Trans on Parallel and Distributed Systems . 1994;5(1):1-16 (January).
507. Scot SL, Thorson GM. The Cray T3E network: Adaptive routing in a high performance 3D
torus. Proc IEEE HOT Interconnects '96 1996;14-156.
508. Scranton R. A., D. A. Thompson, and D. W. Hunter [1983]. The Access Time Myth ,” Tech.
Rep. RC 10197 (45223), IBM, Yorktown Heights, N.Y.
509. Seagate. [2000]. Seagate Cheetah 73 Family: ST173404LW/LWV/LC/LCV Product Manual,
Vol. 1, Seagate, Scots Valley, Calif. ( www.seagate.com/support/disc/manuals/scsi/29478b.pdf ).
510. Seiz CL. The Cosmic Cube (concurrent computing). Communications of the ACM .
1985;28(1):22-33 (January).
511. Senior JM. Optical Fiber Commmunications: Principles and Practice 2nd ed. Hertfordshire,
U.K.: Prentice Hall; 1993.

512. Sharangpani H, Arora K. Itanium Processor Microarchitecture. IEEE Micro .

2000;20(5):24-43 (September-October).