Hardware Reference
In-Depth Information
266. Hinton G, Sager D, Upton M, et al. The microarchitecture of the Pentium 4 processor. Intel
Technology Journal 2001; February.
267. Hinz RG, Tate DP. Control data STAR-100 processor design. Proc IEEE COMPCON
1972;1-4.
268. Hirata H, Kimura K, Nagamine S, et al. An elementary processor architecture with sim-
ultaneous instruction issuing from multiple threads. Proc 19th Annual Int'l Symposium on
Computer Architecture (ISCA) 1992;136-145.
269. Hitachi. SuperH RISC Engine SH7700 Series Programming Manual Santa Clara, Calif: Hit-
achi; 1997; see www.halsp.hitachi.com/tech_prod/ ; 1997; and search for title.
270. Ho R, Mai KW, Horowiz MA. The future of wires. Proc of the IEEE . 2001;89(4):490-504
(April).
271. Hoagland AS. Digital Magnetic Recording New York: Wiley; 1963.
272. Hockney RW, Jesshope CR. Parallel Computers 2: Architectures, Programming and Al-
gorithms Bristol, England: Adam Hilger, Ltd.; 1988.
273. Holland JH. A universal computer capable of executing an arbitrary number of subpro-
grams simultaneously. Proc East Joint Computer Conf. 1959;16:108-113.
274. Holt RC. Some deadlock properties of computer systems. ACM Computer Surveys .
1972;4(3):179-196 (September).
275. Hopkins M. [2000]. “A critical look at IA-64: Massive resources, massive ILP, but can it de-
liver?” Microprocessor Report , February.
276. Hord RM. The Illiac-IV, The First Supercomputer Rockville, Md: Computer Science Press;
1982.
277. Horel T, Lauterbach G. UltraSPARC-III: Designing third-generation 64-bit performance.
IEEE Micro . 1999;19(3):73-85 (May-June).
278. Hospodor AD, Hoagland AS. The changing nature of disk controllers. Proc IEEE .
1993;81(4):586-594 (April).
279. Hölzle U. Brawny cores still beat wimpy cores, most of the time. IEEE Micro . 2010;30 (July/
August).
280. Hristea C, Lenoski D, Keen J. Measuring memory hierarchy performance of cache-coherent
multiprocessors using micro benchmarks. Proc ACM/IEEE Conf on Supercomputing 1997.
281. Hsu P. Designing the TFP microprocessor. IEEE Micro . 1994;18(2):2333 (April).
282. Huck J. Introducing the IA-64 Architecture. IEEE Micro . 2000;20(5):12-23 (Septem-
ber-October).
283. Hughes CJ, Kaul P, Adve SV, Jain R, Park C, Srinivasan J. Variability in the execution of
multimedia applications and implications for architecture. Proc 28th Annual Int'l Symposi-
um on Computer Architecture (ISCA) 2001;254-265.
284. Hwang K. Computer Arithmetic: Principles, Architecture, and Design New York: Wiley;
1979.
285. Hwang K. Advanced Computer Architecture and Parallel Programming New York:
McGraw-Hill; 1993.
286. Hwu W-M, Pat Y . HPSm, a high performance restricted data low architecture having
minimum functionality. Proc 13th Annual Int'l Symposium on Computer Architecture (ISCA)
1986;297-307.
287. Hwu WW, Mahlke SA, Chen WY, et al. The superblock: An effective technique for VLIW
and superscalar compilation. J Supercomputing . 1993;7(1):229-248 2 (March).
288. IBM. The Economic Value of Rapid Response Time White Plains, N.Y.: GE20-0752-0, IBM;
1982; 11-82.
Search WWH ::




Custom Search