References - Computer Architecture: A Quantitative Approach - page 713

218. Gee JD, Hill MD, Pnevmatikatos DN, Smith AJ. Cache performance of the SPEC92 bench-
mark suite. IEEE Micro . 1993;13(4):17-27 (August).
219. Gehringer EF, Siewiorek DP, Segall Z. Parallel Processing: The Cm* Experience Bedford,
Mass: Digital Press; 1987.
220. Gharachorloo K, Gupta A, Hennessy JL. Hiding memory latency using dynamic scheduling
in shared-memory multiprocessors. Proc 19th Annual Int'l Symposium on Computer Architec-
ture (ISCA) 1992.
221. Gharachorloo K, Lenoski D, Laudon J, Gibbons P, Gupta A, Hennessy JL. Memory consist-
ency and event ordering in scalable shared-memory multiprocessors. Proc 17th Annual Int'l
Symposium on Computer Architecture (ISCA) 1990;15-26.
222. Ghemawat S, Gobioff H, Leung S-T. The Google file system. Proc 19th ACM Symposium on
Operating Systems Principles 2003.
223. Gibson DH. Considerations in block-oriented systems design. AFIPS Conf Proc.
1967;30:75-80.
224. Gibson GA. Redundant Disk Arrays: Reliable, Parallel Secondary Storage, ACM Distin-
guished Dissertation Series Cambridge, Mass: MIT Press; 1992.
225. Gibson J. C. [1970] “The Gibson mix,” Rep. TR. 00.2043, IBM Systems Development Divi-
sion, Poughkeepsie, N.Y. (research done in 1959).
226. Gibson J, Kunz R, Ofelt D, Horowiz M, Hennessy J, Heinrich M. FLASH vs (simulated)
FLASH: Closing the simulation loop. Proc Ninth Int'l Conf on Architectural Support for Pro-
gramming Languages and Operating Systems (ASPLOS) 2000;49-58.
227. Glass CJ, Ni LM. The Turn Model for adaptive routing. 19th Annual Int'l Symposium on Com-
puter Architecture (ISCA) 1992.
228. Goldberg D. What every computer scientist should know about floating-point arithmetic.
Computing Surveys . 1991;23(1):5-48.
229. Goldberg IB. 27 bits are not enough for 8-digit accuracy. Communications of the ACM .
1967;10(2):105-106.
230. Goldstein, S. [1987]. Storage Performance—An Eight Year Outlook, Tech. Rep. TR 03.308-1,
Santa Teresa Laboratory, IBM Santa Teresa Laboratory, San Jose, Calif.
231. Goldstine HH. The Computer: From Pascal to von Neumann Princeton, N.J.: Princeton
University Press; 1972.
232. González J, González A. Limits of instruction level parallelism with data speculation. Proc
Vector and Parallel Processing (VECPAR) Conf. 1998;585-598.
233. Goodman JR. Using cache memory to reduce processor memory traffic. Proc 10th Annual
Int'l Symposium on Computer Architecture (ISCA) 1982;124-131.
234. Goralski W. SONET: A Guide to Synchronous Optical Network New York: McGraw-Hill;
1997.
235. Gosling JB. Design of Arithmetic Units for Digital Computers New York: Springer-Verlag;
1980.
236. Gray J. A census of Tandem system availability between 1985 and 1990. IEEE Trans on Reli-
ability . 1990;39(4):409-418 (October).
237. Gray J. The Benchmark Handbook for Database and Transaction Processing Systems 2nd
ed. San Francisco: Morgan Kaufmann; 1993.
238. Gray J. Sort benchmark home page 2006; In: htp://sortbenchmark.org/ ; 2006.
239. Gray J, Reuter A. Transaction Processing: Concepts and Techniques San Francisco: Morgan
Kaufmann; 1993.
240. Gray J, Siewiorek DP. High-availability computer systems. Computer . 1991;24(9):39-48
(September).