Hardware Reference
In-Depth Information
66. Bhandarkar DP. Alpha Architecture and Implementations Newton, Mass: Digital Press;
1995.
67. Bhandarkar DP, Clark DW. Performance from architecture: Comparing a RISC and a CISC
with similar hardware organizations.
Proc Fourth Int'l Conf on Architectural Support for Pro-
gramming Languages and Operating Systems (ASPLOS)
1991;310-319.
68. Bhandarkar DP, Ding J. Performance characterization of the Pentium Pro processor.
Proc
Third Int'l Symposium on High-Performance Computer Architecture
1997;288-297.
69. Bhuyan LN, Agrawal DP. Generalized hypercube and hyperbus structures for a computer
network.
IEEE Trans on Computers
. 1984;32(4):322-333 (April).
70. Bienia, C., S. Kumar, P. S Jaswinder, K. Li [2008].
The Parsec Benchmark Suite: Characterization
and Architectural Implications
, Tech. Rep. TR-811-08, Princeton University, Princeton, N.J.
71. Bier, J. [1997]. “The Evolution of DSP Processors,” presentation at Univesity of California,
Berkeley, November 14.
72. Bird S, Phansalkar A, John LK, Mericas A, Indukuru R. Characterization of performance of
SPEC CPU benchmarks on Intel's Core Microarchitecture based processor.
Proc 2007 SPEC
Benchmark Workshop
2007.
73. Birman M, Samuels A, Chu G, et al. Developing the WRL3170/3171 SPARC loating-point
coprocessors.
IEEE Micro
. 1990;10(1):55-64.
74. Blackburn M, Garner R, Hoffman C, et al. The DaCapo benchmarks: Java benchmarking
development and analysis.
ACM SIGPLAN Conference on Object-Oriented Programming,
Systems, Languages, and Applications (OOPSLA)
2006;169-190.
75. Blaum M, Bruck J, Vardy A. MDS array codes with independent parity symbols.
IEEE Trans
on Information Theory
. 1996;IT-42:529-542 (March).
76. Blaum M, Brady J, Bruck J, Menon J. EVENODD: An optimal scheme for tolerating double
disk failures in RAID architectures.
Proc 21st Annual Int'l Symposium on Computer Architec-
ture (ISCA)
1994;245-254.
77. Blaum M, Brady J, Bruck J, Menon J. EVENODD: An optimal scheme for tolerating double
disk failures in RAID architectures.
IEEE Trans on Computers
. 1995;44(2):192-202 (Febru-
ary).
78. Blaum M, Brady J, Bruck J, Menon J, Vardy A. The EVENODD code and its generalization.
In: Jin H, Cortes T, Buyya R, eds.
High Performance Mass Storage and Parallel I/O: Technologies
and Applications
. New York: Wiley-IEEE; 2001;187-208.
79. Bloch E. The engineering design of the Stretch computer.
1959 Proceedings of the Eastern
Joint Computer Conf.
1959;48-59.
80. Boddie JR. History of DSPs. In:
htp://www.lucent.com/micro/dsp/dsphist.html
; 2000.
81. Bolt KM.
Amazon sees sales rise, profit fall
.
Seatle Post-Intelligencer
2005; October 25
ht-
82. Bordawekar R, Bondhugula U, Rao R. Believe It or Not!: Multi-core CPUs can Match GPU
Performance for a FLOP-Intensive Application!.
19th International Conference on Parallel Ar-
chitecture and Compilation Techniques (PACT 2010)
2010;537-538.
83. Borg A, Kessler RE, Wall DW. Generation and analysis of very long address traces.
19th
Annual Int'l Symposium on Computer Architecture (ISCA)
1992;270-279.
84. Bouknight WJ, Deneberg SA, McIntyre DE, Randall JM, Sameh AH, Slotnick DL. The Illiac
IV system.
Proc IEEE
. 1972;60(4):369-379 Also appears in.
84. Siewiorek DP, Bell CG, Newell A. Computer Structures: Principles and Examples New
York: McGraw-Hill; 1972; 306-316.
85. Brady JT.
A theory of productivity in the creative process
. IEEE CG&A 1986; (May), 25-34.
86. Brain M. Inside a Digital Cell Phone. In:
www.howstufworks.com/inside-cellphone.htm
; 2000.
Search WWH ::
Custom Search