References - Computer Architecture: A Quantitative Approach - page 704

21. Anderson DW, Sparacio FJ, Tomasulo RM. The IBM 360 Model 91: Processor philosophy
and instruction handling. IBM J Research and Development . 1967;11(1):8-24 (January).
22. Anderson MH. Strength (and safety) in numbers (RAID, disk storage technology). Byte .
1990;15(13):337-339 (December).
23. Anderson TE, Culler DE, Paterson D. A case for NOW (networks of workstations). IEEE
Micro . 1995;15(1):54-64 (February).
24. Ang B, Chiou D, Rosenband D, Ehrlich M, Rudolph L, Arvind. StarT-Voyager: A lexible
platform for exploring scalable SMP issues. Proc ACM/IEEE Conf on Supercomputing 1998.
25. Anjan KV, Pinkston TM. An efficient, fully-adaptive deadlock recovery scheme: Disha. Proc
22nd Annual Int'l Symposium on Computer Architecture (ISCA) 1995.
26. Anon. et al. [1985]. A Measure of Transaction Processing Power , Tandem Tech. Rep. TR85.2.
Also appears in Datamation 31:7 (April), 112-118, 1985.
27. Apache Hadoop. In: htp://hadoop.apache.org ; 2011.
28. Archibald J, Baer J-L. Cache coherence protocols: Evaluation using a multiprocessor simu-
lation model. ACM Trans on Computer Systems . 1986;4(4):273-298 (November).
29. Armbrust, M., A. Fox, R. Griith, A. D Joseph, R. Kaz., A. Konwinski, G. Lee, D. Paterson,
A. Rabkin, I. Stoica, M. Zaharia [2009]. Above the Clouds: A Berkeley View of Cloud Computing ,
Tech.

Rep. UCB/EECS-2009-28, University of California, Berkeley ( ht-

tp://www.eecs.berkeley.edu/Pubs/TechRpts/2009/EECS-2009-28.html ).
30. Arpaci RH, Culler DE, Krishnamurthy A, Steinberg SG, Yelick K. Empirical evaluation of
the CRAY-T3D: A compiler perspective. 22nd Annual Int'l Symposium on Computer Architec-
ture (ISCA) 1995.
31. Asanovic, K. [1998]. “Vector Microprocessors,” Ph.D. thesis, Computer Science Division,
University of California, Berkeley.
32. Associated Press. Gap Inc shuts down two Internet stores for major overhaul. In:
USATODAY.com ; 2005.
33. Atanasoff, J.V. [1940]. Computing Machine for the Solution of Large Systems of Linear Equations ,
Internal Report, Iowa State University, Ames.
34. Atkins M. Performance and the i860 Microprocessor. IEEE Micro . 1991;11(5):72-78 (Septem-
ber), 24-27.
35. Austin TM, Sohi G. Dynamic dependency analysis of ordinary programs. Proc 19th Annual
Int'l Symposium on Computer Architecture (ISCA) 1992;342-351.
36. Babbay F, Mendelson A. Using value prediction to increase the power of speculative exe-
cution hardware. ACM Trans on Computer Systems . 1998;16(3):234-270 (August).
37. Baer J-L, Wang W-H. On the inclusion property for multi-level cache hierarchies. Proc 15th
Annual Int'l Symposium on Computer Architecture 1988;73-80.
38. Bailey DH, Barszcz E, Barton JT, et al. The NAS parallel benchmarks. Int'l J Supercomputing
Applications . 1991;5:63-73.
39. Bakoglu HB, Grohoski GF, Thatcher LE, et al. IBM second-generation RISC processor for
ganization. Proc IEEE Int'l Conf on Computer Design, September 1989;138-142.
40. Balakrishnan H, Padmanabhan VN, Seshan S, Kaz RH. A comparison of mechanisms
for improving TCP performance over wireless links. IEEE/ACM Trans on Networking .
1997;5(6):756-769 (December).
41. Ball T, Larus J. Branch prediction for free. Proc ACM SIGPLAN'93 Conference on Program-
ming Language Design and Implementation (PLDI) 1993;300-313.
42. Banerjee, U. [1979]. “Speedup of Ordinary Programs,” Ph.D. thesis, Dept. of Computer
Science, University of Illinois at Urbana-Champaign.