Image Processing Reference
In-Depth Information
Mohan P. V. A. & Premkumar, A. B. (2007). RNS-to-Binary Converters for Two Four-Moduli
Set {2
n
-1, 2
n
, 2
n
+1, 2
n+1
-1} and {2
n
-1, 2
n
, 2
n
+1, 2
n+1
+1}.
IEEE Transactions on Circuits
and Systems-I
, Vol. 54, No. 6, pp. 1245-1254.
Molahosseini, A.S., Dadkhah, C., Navi, K. & Eshghi, M. (2009). Efficient MRC-Based Residue
to Binary Converters for the New Moduli Sets {2
2n
, 2
n
-1, 2
n+1
-1} and {2
2n
, 2
n
-1, 2
n-1
-
1}.
IEICE Transactions on Information and Systems
, vol. E92-D, pp. 1628-1638.
Molahosseini, A.S. & Navi, K. (2010). A Reverse Converter for the Enhanced Moduli Set {2
n
-
1, 2
n
+1, 2
2n
, 2
2n+1
-1} Using CRT and MRC,
Proceedings of IEEE Computer Society
Annual Symposium on VLSI (ISVLSI'10)
, Kefalonia, Greece, Jul. 13-15.
Molahosseini, A.S., Navi, K., Dadkhah, C., Kavehei, O. & Timarchi, S. (2010). Efficient
Reverse Converter Designs for the New 4-Moduli Sets {2
n
-1, 2
n
, 2
n
+1, 2
2n+1
-1} and
{2
n
-1, 2
n
+1, 2
2n
, 2
2n
+1} Based on New CRTs.
IEEE Transactions on Circuits and
Systems-I
, vol. 57, no. 4, pp. 823-835.
Molahosseini, A.S., Navi, K., Hashemipour, O. & Jalali, A. (2008). An efficient architecture
for designing reverse converters based on a general three-moduli set.
Elsevier
Journal of Systems Architecture
, vol. 54, pp. 929-934.
Navi, K., Molahosseini, A.S. & Esmaeildoust, M. (2011). How to Teach Residue Number
System to Computer Scientists and Engineers.
IEEE Transactions on Education
, vol.
54, pp. 156-163.
Omondi, A. & Premkumar, B. (2007).
Residue Number Systems: Theory and Implementations
,
Imperial College Press, London.
Parhami, B. (2000).
Computer Arithmetic: Algorithms and Hardware Design
, Oxford University Press.
Piestrak, S. J. (1994). Design of residue generators and multioperand modular adders using
carry-save adders.
IEEE Transactions on Computers
, Vol. 423, No. 1, pp. 68-77.
Piestrak, S.J. (1995). A high speed realization of a residue to binary converter.
IEEE
Transactions on Circuits and Systems-II
, Vol. 42, pp. 661-663.
Soderstrand, M.A. & et al. (1986).
Residue number system arithmetic: modern applications in
digital signal processing
, IEEE Press.
Stouratitis, T. & Paliouras, V. (2001). Considering the alternatives in lowpower design.
IEEE
Circuits and Devices
, Vol. 7, pp. 23-29.
Taylor, F.J. (1984). Residue arithmetic: a tutorial with examples.
IEEE Computer
, Vol. 17, pp.
50-62.
Vinod, A.P. & Premkumar, A.B. (2000). A residue to binary converter for the 4-moduli
superset {2
n
-1, 2
n
, 2
n
+1, 2
n+1
-1}.
Journal of Circuits, Systems and Computers
, Vol. 10,
pp. 85-99.
Wang, Y. (2000). Residue-to-Binary Converters Based on New Chinese remainder theorems.
IEEE Transactions on Circuits and Systems-II
, Vol. 47, No. 3, pp. 197-205.
Wang, Z., Jullien, G. A. & Miller, W. C. (2000). An Improved Residue-to-Binary Converter.
IEEE Transactions on Circuits and Systems-I
, Vol. 47, No. 9, pp. 1437-1440.
Wang, Y., Song, X., Aboulhamid, M. & Shen, H. (2002). Adder based residue to binary
numbers converters for (2
n
-1, 2
n
, 2
n
+1).
IEEE Transactions on Signal Processing
, Vol.
50, No. 7, pp. 1772-1779.
Wang, W., Swamy, M. N. S., Ahmad, M. O. & Wang, Y. (2000b). A high-speed residue-to-
binary converter and a scheme of its VLSI implementation.
IEEE Transactions on
Circuits and Systems-II
, Vol. 47, No. 12, pp. 1576-1581.
Zhang, W. & Siy, P. (2008). An efficient design of residue to binary converter for four moduli
set (2
n
-1,2
n
+1, 2
2
n
-2, 2
2
n
+1
-3) based on new CRT II.
Elsevier Journal of Information
Sciences
, Vol. 178, No. 1, pp. 264-279.