Image Processing Reference
In-Depth Information
6. References
Abramzon, V.; Alon, E.; Nezamfar, B. & Horowitz, M., “Scalable Circuit for Supply Noise
Measurement, ” in ESSCIRC Dig. Tech. Papers, Sept. 2005, pp. 463-466.
Chen, K.; Wann, H. C.; KO, P. K. & Hu, C., “The Impact of Device Scaling and Power Supply
Change on CMOS Gate Performance, ” IEEE Electron Device Letters, Vol. 17, No. 5, pp.
202 - 204, May 1996
Fukuoka, K.; Ozawa, O.; Mori, R.; Igarashi, Y.; Sasaki, T.; Kuraishi, T.; Yasu, Y. & Ishibashi,
K.; “A 1.92
s-wake-up time thick-gate-oxide power switch technique for ultra
low-power single-chip mobile processors,”
μ
in Symp. VLSI Circuits Dig. Tech.
Papers, pp. 128-129, Jun. 2007.
Gray, R. M. & Stockham Jr. T. G.; "Dithered quantizers," IEEE Transactions on Information
Theory, Vol. 39, No. 3, May 1993, pp. 805-812.
Hattori, T.; Ito, M.; Irita, T.; Tamaki, S.; Yamamoto, E.; Nishiyama, K.; Yagi, H.; Higashida,
M.; Asano, H.; Hayashibara, I.; Tatezawa, K.; Hirose, K.; Yoshioka, S.; Tsuchihashi,
R.;Arai,N.;Akiyama,T.&Ohno,K., “A power management scheme controlling 20
power domains for a single chip mobile processor,” ISSCC Dig. Tech. Papers, Feb. 2006,
pp. 542-543.
Kanno, Y.; Mizuno, H.; Oodaira, N.; Yasu, Y. & Yanagisawa, K.,
I/O Architecture for 0.13-um
Wide-Voltage-Range System-on-a-Package (SoP) Designs” ,Symp.onVLSICircuitDig.
Tech. Papers, pp. 168-169, June 2002.
Kanno, Y.; Mizuno, H.; Yasu, Y.; Hirose, K.; Shimazaki, Y.; Hoshi, T.; Miyairi, Y.; Ishii, T.;
Yamada, T.; Irita, T.; Hattori, T.; Yanagisawa, K. & Irie, N., “Hierarchical power
distribution with 20 power domains in 90-nm low-power multi-CPU Processor,” ISSCC
Dig. Tech. Papers, Feb. 2006, pp. 540-541.
Kanno,Y.;Kondoh,Y.;Irita,T.;Hirose,K.;Mori,R.;Yasu,Y.;Komatsu,S.;Mizuno,H.; “In-Situ
Measurement of Supply-Noise Maps With Millivolt Accuracy and Nanosecond-Order Time
Resolution,” Symposium on VLSI Circuits 2006, Digest of Technical Papers, June,
2006, pp. 63-64.
Kanno,Y.;Kondoh,Y.;Irita,T.;Hirose,K.;Mori,R.;Yasu,Y.;Komatsu,S.;Mizuno,H.; “In-Situ
Measurement of Supply-Noise Maps With Millivolt Accuracy and Nanosecond-Order Time
Resolution,” IEEE Journal of Solid-State Circuits, Volume: 42, April, 2007, pp. 784-789.
Okumoto, T.; Nagata, M. & Taki, K., “A built-in technique for probing power-supply noise
distribution within large-scale digital integrated circuits, ” in Symp. VLSI Circuits Dig.
Tech. Papers, Jun. 2004, pp. 98-101.
Saleh,R.;Hussain,S.Z.;Rochel,S.&Overhauser,D., “Clock skew verification in the presence of
IR-drop in the power distribution network, ” IEEE Trans. Comput.-Aided Des. Integrat.
Circuits Syst., vol. 19, no. 6, pp. 635-644, Jun. 2000.
Takamiya, M. & Mizuno, M., “A Sampling Oscilloscope Macro toward Feedback Physical Design
Methodology, ” in Symp. VLSI Circuits Dig. Tech. Papers , pp. 240-243, Jun. 2004.
μ
Search WWH ::




Custom Search