ToPoliNano: NanoMagnet Logic Circuits Design and Simulation - Field-Coupled Nanocomputing: Paradigms, Progress, and Perspectives - page 302

34. Mentor graphics. http://www.modelsim.com
35. Awais, M., Vacca, M., Graziano, M., Masera, G.: Quantum dot cellular automata
check node implementation for LDPC decoders. IEEE Trans. Nanotechnol. 12 (3),
368-377 (2013)
36. Graziano, M., Frache, S., Vacca, M., Turvani, G., Riente, F., RuoRoch, M., Zam-
boni, M.: Topolinano: Torino politecnico nanotechnology tool (2012). http://www.
topolinano.polito.it
37. Vacca, M., Frache, S., Graziano, M., Zamboni, M.: ToPoliNano: a synthesis and
simulation tool for NML circuits. In: IEEE International Conference on Nanotech-
nology, pp. 1-6, August 2012
38. Frache, S., Chiabrando, D., Graziano, M., Riente, F., Turvani, G., Zamboni, M.:
ToPoliNano: nanoarchitectures design made real. In: IEEE International Sympo-
sium on Nanoscale Architectures NANOARCH, pp. 160-167 (2012)
39. Frache, S., Chiabrando, D., Graziano, M., Graziano, M., Boarino, L., Zamboni, M.:
Enabling design and simulation of massive parallel nanoarchitectures. J. Parallel
Distrib. Comput. 74 , 2530-2541 (2014)
40. Chiswell, I., Hodges, W.: Mathematical Logic. Oxford Texts in Logic, vol. 3. Oxford
University Press, Oxford (2007)
41. Vacca, M., Frache, S., Graziano, M., Crescenzo, L., Cairo, F., Zamboni, M.: Auto-
matic Place&Route of nano-magnetic logic circuits, pp. 58-63 (2013)
42. Ravichandran, R., et al.: Partitioning and placement for buildable QCA circuits.
In: DAC, vol. 1 (2005)
43. Chung, W., et al.: Node duplication and routing algorithms for quantum-dot cel-
lular automata circuits. IEEE Proc. Circ. Dev. Syst. 153 (5), 497-505 (2006)
44. Kernighan, B.W., Lin, S.: An ecient heuristic procedure for partitioning graphs.
Bell Syst. Tech. J. 49 , 291-307 (1970)
45. Ravikumar, Si.Pi., Ravikumar, C.P.: Parallel Methods for VLSI Layout Design.
Greenwood Publishing Group, Boston (1995)
46. Kirkpatrick, S., Gelatt, C.D., Vecchi, M.P.: Optimization by simulated annealing.
Science 4598 (220), 671-680 (1983)
47. Cerny, V.: Thermodynamical approach to the traveling salesman problem: an e-
cient simulation algorithm. J. Optim. Theory Appl. 45 , 41-51 (1985)
48. Sechen, C., Sangiovanni-Vincentelli, A.: The Timberwolf placement and routing
package. IEEE J. Solid-State Circ. 20 (2), 510-522 (1985)
49. Wang, D.: Novel routing schemes for IC layout part I: two-layer channel routing.
In: Design Automation Conference (1991)
50. Sherwani, N.: Algorithms for VLSI Physical Design Automation. Springer, Heidel-
berg (2002)
51. Kahng, A., Lienig, J., Markov, I., Hu, J.: VLSI Physical Design Automation: From
Graph Partitioning to Timing Closure. Springer, Heidelberg (2011)
52. Deutsch, D.: A dogleg channel router. In: Proceedings of 19th Design Automation
Conference (1976)
53. Yoshimura, T.: An Ecient Channel Router (1984)
54. Sau, A., Pal, A., Mandal, T., Datta, A., Pal, R., Chaudhuri, A.: A Graph based
Algorithm to Minimize Total Wire Length in VLSI Channel Routing (2011)
55. Urgese, G., Graziano, M., Vacca, M., Awais, M., Frache, S., Zamboni, M.: Protein
Alignment HW/SW Optimizations. In: The IEEE International Conference on
Electronics, Circuits, and Systems (ICECS), pp. 145-148 (2012)
56. Wang, J., Vacca, M., Graziano, M., Zamboni, M.: Biosequences analysis on Nano-
Magnet Logic. In: International Conference on IC Design and Technology, pp.
131-134, May 2013