Automatic Fault Localization for Programmable Logic Controllers - Forms/Format 2010 - page 256

4. K.-H. Chang, I.L. Markov, and V. Bertacco. Fixing design errors with coun-
terexamples and resynthesis. IEEE Trans. on CAD , 27(1):184-188, 2008.
5. M. Davis, G. Logeman, and D. Loveland. A machine program for theorem
proving. Comm. of the ACM , 5:394-397, 1962.
6. M. Fahim Ali, A. Veneris, S. Safarpour, R. Drechsler, A. Smith, and
M.S.Abadir. Debugging sequential circuits using Boolean satisfiability. In Int'l
Conf. on CAD , pages 204-209, 2004.
7. G. Fey, S. Staber, R. Bloem, and R. Drechsler. Automatic fault localization for
property checking. IEEE Trans. on CAD , 27(6):1138-1149, 2008.
8. C. Genz and R. Drechsler. System exploration of SystemC designs. In IEEE
Annual Symposium on VLSI , pages 335-340, Mar. 2006.
9. A. Griesmayer, S. Staber, and R. Bloem. Automated fault localization for C
programs. Electronic Notes in Theoretical Computer Science , 174(4):95-111,
2007.
10. Alex Groce, Sagar Chaki, Daniel Kroening, and Ofer Strichman. Error explana-
tion with distance metrics. Int. J. Softw. Tools Technol. Transf. , 8(3):229-247,
2006.
11. R. Huuck. Software Verification for Programmable Logic Controllers .PhD
thesis, Faculty of engineering, University of Kiel, Germany, 2003.
12. J.P. Marques-Silva and K.A. Sakallah. GRASP: A search algorithm for propo-
sitional satisfiability. IEEE Trans. on Comp. , 48(5):506-521, 1999.
13. W. Mayer and M. Stumptner. Model-based debugging - state of the art and
futurechallenges. Electronic Notes in Theoretical Computer Science ,174(4):61-
82, 2007.
14. M.W. Moskewicz, C.F. Madigan, Y. Zhao, L. Zhang, and S. Malik. Chaff:
Engineering an e cient SAT solver. In Design Automation Conf. , pages 530-
535, 2001.
15. O. Pavlovic, R. Pinger, M. Kollmann, and H.-D. Ehrich. Principles of formal
verification of interlocking software. In Symposium on Formal Methods for Au-
tomation and Safety in Railway and Automotive Systems (FORMS/FORMAT) ,
pages 370-378, 2007.
16. Siemens. SIMATIC-Statement List (STL) S7-300 and S7-400 Programming ,
2003.
17. A. Smith, A. Veneris, M. Fahim Ali, and A.Viglas. Fault diagnosis and logic
debuggingusingbooleansatisfiability. IEEE Trans. on CAD ,24(10):1606-1621,
2005.
18. A. Sülflow and R. Drechsler. Verification of PLC programs using formal proof
techniques. In Symposium on Formal Methods for Automation and Safety in
Railway and Automotive Systems (FORMS/FORMAT) , pages 43-50, 2008.
19. A. Sülflow, U. Kühne, G. Fey, D. Große, and R. Drechsler. WoLFram - a word
level framework for formal verification. In International Symposium on Rapid
System Prototyping (RSP) , pages 11-17, 2009.
20. Synopsys Inc. and CoWare Inc. and Frontier Design Inc. Open SystemC Initi-
tative . http://www.systemc.org, 2008.
21. A. Veneris and I. N. Hajj. Design error diagnosis and correction via test vector
simulation. IEEE Trans. on CAD , 18(12):1803-1816, 1999.
22. M. Weiser. Program slicing. IEEE Trans. Software Engineering , 10(4):352-357,
1984.