Information Technology Reference
In-Depth Information
2. Boralv, A.: Formal VerificationofaComputerizedRailway Interlocking. Formal
Aspects of Computing 10 (1998) 338-360
3. Cimatti, A., et al.: NuSMV 2: An OpenSource Tool for Symbolic Model Check-
ing. CAV 2002, LNCS 2404, 359-364
4. Fokkink , W., Hollingshead, P.: Verification of Interlockings: from Control Ta-
bles to Ladder Logic Diagrams. 3rd FMICS Workshop (1998) 171-185.
5. Hansen, K.M.: Formalizing Railway Interlocking Systems. Proceedings of the
2nd FMERail Workshop (1998)
6. Haxthausen, A.E., Peleska, J.: Formal Development and Verification of a Dis-
tributed Railway Control System. Proceedings of FM'99, LNCS 1709 (1999)
1546 - 1563
7. Haxthausen, A.E.: Developing a Domain Model for Relay Circuits. Interna-
tional Journal of Software and Informatics (2009) 241-272
8. Holzmann, G.J.: The SPIN Model Checker : Primer and Reference Manual.
Addison-Wesley Professional (2003)
9. Kanso, K., et al.: Automated Verification of Signalling Principles in Railway
Interlocking Systems. ENTCS 250 (2009) 19-31
10. Mirabadi, A., Yazdi, M.B.: Automatic Generation and Verification of Railway
Interlocking Control tables using FSM and NuSMV. Transport Problems : an
International Scientific Journal 4 (2009) 103-110
11. Pavlovic, O., Ehrich, H.: Model Checking PLC Software Written in Function
Block Diagram. 3rd ICST (2010) 439-448
12. Tombs, D., et al.: Signalling Control Table Generation and Verification. Pro-
ceedings of the Conference on Railway Engineering (2002)
13. Winter, K., Robinson, N.J.: Modeling Large Railway Interlockings and Model
Checking Small Ones. Proceedings of the 26th Australasian Computer Science
Conference 35 (2003) 309-316
14. Winter, K., et al.: Tool Support for Checking Railway Interlocking Designs.
Proceedings of the 10th Australian Workshop on Safety Critical Systems and
Software (2006) 101-107
15. Schlich, B., Brauer, J., Wernerus, J., Kowalewski, S.: Direct Model Checking
of PLC Programs in IL. Proceedings of DCDS (2009) to appear
